Digital Hardware Design |
 |
||||||
| For Faster download, Internet Connection Bandwidth should be min. 256 Kbps. |
Author:Prof. M. Balakrishnan |
||||||
|
|||||||
Sr. No. |
Lectures |
||||||
Click to Save ! |
|||||||
1 |
Introduction - I |
||||||
2 |
Introduction - II | Download | |||||
3 |
Review of Combinational Circuit Design | Download | |||||
4 |
Combinational Circuit Design Using MSI Blocks | Download | |||||
5 |
Combinational Circuit Using Multiple Module | Download | |||||
6 |
Iterative Circuits | Download | |||||
7 |
Iterative Circuits (contd.) | Download | |||||
8 |
Logic Minimization Tabular Methods | Download | |||||
9 |
Sequential Circuits: Definitions and Classification | Download | |||||
10 |
Sequential Circuits: State Equivalance and Minimization | Download | |||||
11 |
State Machine Synthesis | Download | |||||
12 |
State Machine Implementation Using Registers & Counters | Download | |||||
13 |
Multiple State Machine Implementation and Clock Period | Download | |||||
14 |
Designing with Memories | Download | |||||
15 |
System Design Case Studies | Download | |||||
16 |
Asynchronous Sequential Circuit | Download | |||||
17 |
Asynchronous Sequential Circuit Design | Download | |||||
18 |
State Assignment in Asynchronous Circuit | Download | |||||
19 |
Microprogrammed Control | Download | |||||
20 |
Microprogrammed Control Design | Download | |||||
21 |
Microsequencer Design | Download | |||||
22 |
Microprogram Optimization | Download | |||||
23 |
Microinstruction Optimization | Download | |||||
24 |
Introduction to VHDL | Download | |||||
25 |
VHDL Modeling Styles | Download | |||||
26 |
Behavioral Description in VHDL | Download | |||||
27 |
Data Flow and Behavioral Modeling | Download | |||||
28 |
Testing of Digital Circuits | Download | |||||
29 |
Test Generation Methods | Download | |||||
30 |
Test Generation Methods (Contd.) Boolean Difference and D - Algorithm | Download | |||||
31 |
D - Algorithm | Download | |||||
32 |
Testing of Sequential Circuits | Download | |||||
33 |
Signature Analysis & Built - in - Self - Test (BIST) | Download | |||||
34 |
Multi - Level Logic Synthesis | Download | |||||
35 |
Low Power Design | Download | |||||
36 |
Behavioral Synthesis | Download | |||||
37 |
System Level Design & Modeling | Download | |||||