

to send or receive data. If Ready is low, the CPU will wait for Ready to go high before completing the read or write cycle.

HOLD (Input)

HOLD: indicates that another Master is requesting the use of the Address and Data Buses. The CPU, upon receiving the Hold request. will relinquish the use of buses as soon as the completion of the current machine cycle. Internal processing can continue. The processor can regain the buses only after the Hold is removed. When the Hold is acknowledged, the Address, Data, RD, WR, and IO/M lines are 3stated.

HLDA (Output)

HOLD ACKNOWLEDGE: indicates that the CPU has received the Hold request and that it will relinquish the buses in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the buses one half clock cycles after HLDA goes low.

INTR (Input)

INTERRUPT REQUEST is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of the instruction. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted. **INTA**

INTERRUPT ACKNOWLEDGE: is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259, Interrupt chip or some other interrupt port.

RESTART INTERRUPTS

These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.

RST 7.5 ~~ Highest Priority

RST 6.5

RST 5.5 Lowest Priority

TRAP (Input)

Trap interrupt is a non-maskable restart interrupt. It is recognized at the same time As INTR. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt.

RESET IN (Input)

Reset sets the Program Counter to zero and resets the Interrupt Enable and HLDA flipflops. None of the other flags or registers (except the instruction register) are affected The CPU is held in the reset condition as long as Reset is applied.

RESET OUT (Output)

Indicates CPU is being reset. Can be used as a system RESET. The signal is synchronized to the processor clock.

X1, X2 (Input)

Crystal or R/C network connections to set the internal clock generator X1 can also be an external clock input instead of a crystal. The input frequency is divided by 2 to give the internal operating frequency.


CLK (Output)


Clock Output for use as a system clock when a crystal or R/C network is used as an


	input to the CPU. The period of CLK is twice the X1, X2 input period.							
	IO/M (Output)							
	IO/M indicates whether the Read/Write is to memory or I/O Tristated during Hold and							
	Halt modes.							
	SID (Input)							
	Serial input data line The data on this line is loaded into accumulator bit 7 whenever a							
	RIM instruction is executed.							
	SOD (output)							
	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.							
	Vcc and Vss							
	+5 volt supply and ground Reference.	8						
b.	Explain with suitable examples the 8085 Addressing modes.	06						
Ans:	Addressing modes are the manner of specifying effective address. 8085 Addressing mode can be							
	classified into:							
	1 - Direct addressing mode: the instruction consist of three byte, byte for the opcode of the							
	instruction followed by two bytes represent the address of the operand Low order bits of the							
	address are in byte 2 High order bits of the address are in byte 3							
	Ex: LDA 1000h This instruction load the Accumulator is loaded with the 8-bit content of							
	memory location [1000h]							
	2 - Register addressing mode The instruction specifies the register or register pair in which the							
	data is located							
	Ex: MOV A,C Here the content of C register is copied to the Accumulator							
	3 - Register indirect addressing mode The instruction specifies a register pair which contains							
	the memory address where the data is located.							
	Ex. MOV M, A Here the HL register pair is used as a pointer to memory location. The content							
	of Accumulator is copied to that location							
	4- Immediate addressing mode: The instruction contains the data itself. This is either an 8 bit							
	quantity or 16 bit (the LSB first and the MSB is the second)							
	Ex: MVI B, FEh and LXI H, 1000h First instruction loads the Accumulator with the 8-bit							
	immediate data FEh Second instruction loads the HL register pair with 16-bit immediate data							
	1000h							
Q3. a	What are the functions performed by these instructions? Explain with example.							
	i) INR M							
	ii) CMA							
	iii) EXHG							
	iv) XRA A							
Ans:	i) INR M : The contents of register pair HL will be incremented after the execution of this	02						
AIIS.	instruction	02						
	Ex: Before execution (HL)=1000							
	After execution of INR M the contents are $(HL)=1001$	02						
	ii) CMA: The contents of Accumulator gets complimented after the execution of this	02						
	instruction	1						

	 Ex: Before execution (A)=F0 After execution of CMA the contents become (A)=0F iii) EXHG: The contents of register pair HL and DE gets exchanged after the execution of this instruction Ex: Before execution (HL)=1000 and (DE)=2000 After execution of EXHG the contents are (HL)=2000 and (DE)=1000 iv) XRA A: Ex-or the contents of Accumulator with itself.[Accumulator gets cleared] Ex: Before execution (A)=7E After execution of XRA A the contents are (A)=00 	02
b.	Explain different branching operations performed in 8085	04
Ans:	 Branching Operations: This group of instructions alters the sequence of program execution either conditionally or unconditionally. Jump - Conditional jumps are an important aspect of the decision-making process in the programming. These instructions test for a certain conditions (e.g., Zero or Carry flag) and alter the program sequence when the condition is met. In addition, the instruction set includes an instruction called <i>unconditional jump</i>. Call, Return, and Restart - These instructions change the sequence of a program either by calling a subroutine or returning from a subroutine. The conditional Call and Return instructions also can test condition flags. 	
C.	Write the timing diagram for MVI B, 43H.	04
Ans:	Timing diagram for MVI B, 43H. • Fetching the Opcode 06H from the memory 2000H. (OF machine cycle) • Read (move) the data 43H from memory 2001H. (memory read) • (memory Read) • (memory Read) • (memory Read) • (memory Address Unspecified 20m High-Order • (memory Address I Unspecified 20m High-Order) • (memory Address I Unspecified 20m High-Order • (memory Address I Unspecified 20m High-Order) • (mem	

Ans: Initialization: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N LXIH LOC X LXIH LOC Y MOV C,M LDAX, D LOOP: MOV MA MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT	Q4.a	Write an Assembly Language Program to exchange N number of data's which are stored starting from Location X with data's which are stored starts at location Y.	08
Destination at location: LOC Y Counter: N at register B MIV B, N LXIH LOC X LXID LOC Y MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY	Ans:	Initialization:	
Counter: N at register B MIV B, N LXIH LOC X LXID LOC Y MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		Source at location: LOC X	
MIV B, N LXIH LOC X LXID LOC Y MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		Destination at location: LOC Y	
LXIH LOC X LXID LOC Y MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOV A,M OUT: DCR B JNZ LOOP STA LOCY		Counter: N at register B	
LXID LOC Y MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOV A,M OUT: DCR B JNZ LOOP STA LOCY		MIV B, N	
 MOV C,M LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY 		LXIH LOC X	
LDAX, D LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		LXID LOC Y	
LOOP: MOV M,A MOV A,C STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		MOV C,M	
MOV A,C STAX D INX H INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		LDAX, D	
MOV A,C STAX D INX H INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		LOOP: MOV M,A	
STAX D INX H INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STALOCY			
INX D DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		STAX D	
DCR B JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		INX H	
JNZ LOOP HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		INX D	
HLT b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		DCR B	
b. Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		JNZ LOOP	
Program to find the largest number in the array and store the same at location Y. Ans: Source at location: LOC X Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		HLT	
Destination at location: LOC Y Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY	b.	Let array of N numbers are stored starting from Location X, write an Assembly Language Program to find the largest number in the array and store the same at location Y.	0
Counter: N at register B MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY	Ans:		
MIV B, N-1 LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY			
LXIH LOC X MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		Counter: N at register B	
MOV A,M LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		MIV B, N-1	
LOOP: INX H CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		LXIH LOC X	
CMP M JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY			
JNC OUT MOVA,M OUT: DCR B JNZ LOOP STA LOCY		LOOP: INX H	
MOVA,M OUT: DCR B JNZ LOOP STA LOCY		CMP M	
OUT: DCR B JNZ LOOP STA LOCY		JNC OUT	
JNZ LOOP STA LOCY		MOVA,M	
STA LOCY		OUT: DCR B	
		JNZ LOOP	
HLT		STA LOCY	
		HLT	
	0.5		
Q5.a What is an interrupt? Explain the functions performed by SIM and RIM instructions for interrupt operation.	Q5.a	What is an interrupt? Explain the functions performed by SIM and RIM instructions for	0







Display section:

- The display section has eight output lines divided into two groups A0-A3 and B0-B3.
- The output lines can be used either as a single group of eight lines or as two groups of four lines, in conjunction with the scan lines for a multiplexed display.
- The output lines are connected to the anodes through driver transistor in case of common cathode 7-segment LEDs.
- The cathodes are connected to scan lines through driver transistors.
- The display can be blanked by BD (low) line.

• The display section consists of 16 x 8 display RAM. The CPU can read from or write into any location of the display RAM.

Scan section:

- The scan section has a scan counter and four scan lines, SL0 to SL3.
- In decoded scan mode, the output of scan lines will be similar to a 2-to-4 decoder.
- In encoded scan mode, the output of scan lines will be binary count, and so an external decoder should be used to convert the binary count to decoded output.
- The scan lines are common for keyboard and display.
- The scan lines are used to form the rows of a matrix keyboard and also connected to digit drivers of a multiplexed display, to turn ON/OFF.


CPU interface section:


- The CPU interface section takes care of data transfer between 8279 and the processor.
- This section has eight bidirectional data lines DB0 to DB7 for data transfer between 8279 and CPU.

It requires two internal address A = 0 for selecting data buffer and A = 1 for ٠ selecting control register of8279. The control signals WR (low), RD (low), CS (low) and A0 are used for read/write to 8279. It has an interrupt request line IRQ, for interrupt driven data transfer with processor. The 8279 require an internal clock frequency of 100 kHz. This can be obtained by dividing the input clock by an internal prescaler. The RESET signal sets the 8279 in 16-character display with two -key lockout • keyboard modes. Explain how an ADC 0808 can be interfaced to microprocessor using 8255. 06 Β Ans: Vref+ Vref+ CS +5V + 5V Vcc Clock up PA7 - PA0 07-00 $D_{0} - D_{7}$ ADC 0808 EOC PC₇ Analog A A_2 1/P2 I/P SOC A PC₀ voltage OE Reset GND ALE 8255 С B + 5V IORD PB₀ IOWR PB₁ PB₂ Write the ICW1 (Initialization Command Word One), ICW2, ICW3 and ICW4 of 8259. 04 O7.a Х 02 ICW1: Ans: D_6 D_5 D7 D₄ D_3 D_2 D₁ D₀ A₀ SNGL A_5 1 LITM ADI IC₄ 0 A_6 A_7 D0 1=ICW4 Needed A7-A5 of Interrupt vector address 0=No ICW4 Needed MCs 80/85 mode only D1 1=Single 0=Cascaded D2 Call Address Interval 1=Interval of 4 bytes 0=Interval of 8 bytes D3 1=Level Triggered 0=Edge Triggered ICW2:

	A ₀	D ₇	D ₆	D ₅	D ₄	D_3	D_2	D_1	D ₀		
	1	T ₇	T ₆	T ₅	T ₄	T ₃	A ₁₀	A ₉	A ₈		
A TI A	7-T3 are A 10 - A9, A hey are not 0 - 1 Selec CW3:	A8 – Sele t the addr	cted accord	ding to In	terrupt re	equest le	evel.				
	A ₀	D ₇	D_6	Ď5	D_4	Ď	3	D ₂	D_1	Do	
	1	S ₇	S ₆	S ₅	S ₄	S	, !	S ₂	S ₁	S ₀	
=	$n = 1 - IRn$ $0 - IRn Inp$ $CW4:$ A_0 1	out does r			D ₃	D ₂	D ₁	D ₀]		
	02 D1 D0 –	000 to 1	11 for IDO	to ID7 or	slava 1 t		•				
Ans: D be H TT of in da TT In m lo	A means of the means of the means of the means of the means of the means of the means the means the means the the means the the means the the means the the means the the means the means	by DMA s, accessi mory and HLDA pir <i>Memory A</i> fer. In thi from the s and con ata transf is a four sors. The juest inpu	Controlle ng the mer I/O device ns of 8085 <i>ccess</i> or D s mode, th CPU. The trol bus, so er is initiat channel DI 8257, on b t i.e. HOL	er 8257. mory dire es. is used for MA mod e device re device re that the of ed only a: MA contri- pehalf of t	ctly. Thi or DMA e of data nay trans quests th device m fter recei oller des he devic	s is requ operatio transfer sfer data e CPU (ay trans ving HI igned to es, requ	n. is the f directly through fer data DA sig be interests the	ant bulk astest a y to/from a DMA directly nal from rfaced v CPU for	c of data mongst a n memo A contro y to/from n the CP with their or bus ac	a is transm all the mo ory withou ller) to ho n memory PU. r family o cess using	des t any ld its f

Q8.a	Mention different modes of operations of 8253 and explain in detail mode 2 and mode 3 operations.	02				
Ans:	The 8253 has six modes of operations. 1. Mode0 (Interrupt on terminal count) 2. Model (Programmable monoshot) 3. Mode2 (Rate generator) 4. Mode3 (Square wave generator) 5.Mode4 (Software Triggered robe) 6.Mode5 (Hardware triggerred strobe)					
	MODE 2 This mode is called either rate generator or divide by N counter. In this mode, if N is loaded as the count value, then, after N pulses, the output becomes low only for one clock cycle. The count <i>N</i> is reloaded and again the output becomes high and remains high for <i>N</i> clock pulses. The output is normally high after initialisation or even a low signal on GATE input can force the output high. If GATE goes high, the counter starts counting down from the initial value. The counter generates an active low pulse at the output initially, after the count register is loaded with a count value. Then count down starts and whenever the count becomes zero another active low pulses is generated at the output. The duration of these active low pulses are equal to one clock cycle. The number of input clock pulses between the two low pulses at the output is equal to the count loaded. Figure 1 shows the related waveforms for mode 2. Interestingly, the counting is inhibited when GATE becomes low.					
	CLK UR UR UR UR UR UR UR UR					
	MODE 3 In this mode, the 8253 can be used as a square wave rate generator. In terms of operation this mode is somewhat similar to mode 2. When, the count N loaded is even, then for half of the count, the output remains high and for the remaining half it remains low. If the count loaded is odd, the first clock pulse decrements it by 1 resulting in an even count value (holding the output high). Then the output remains high for half of the new count and goes low for the remaining half. This procedure is	04				





- A high-priority interrupt cannot be interrupted by any other interrupt source If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced, so within each priority lever there is a second priority structure
 External Interrupt
 - External interrupts ~INT0 and ~INT1 have two ways of activation
 - Level-activated
 - Transition-activated
 - This depends on bits IT0 and IT1 in TCON
 - The flags that actually generate these interrupts are bits IE0 and IE1 in TCON
 - On-chip hardware clears that flag that generated an external interrupt when the service routine is vectored to, but only if the interrupt was transition-activated
 - When the interrupt is level-activated, then the external requesting source is controlling the request flag, not the on-chip hardware

TEXT BOOK

I. The 8085 Microprocessor; Architecture, Programming and Interfacing, K. Udaya Kumar and B. S. Umashankar, Pearson Education, 2008