Q. 2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5.

## Answer:

digits of representation $n=3$
digits in base- 5 would be $-0,1,2,3,4$
(i) we have relation

$$
\begin{aligned}
\text { no of distinct quantities } & =r^{n} \\
& =5^{3}=125
\end{aligned}
$$

So, 125 distinct levels (quantities) can be represented.
(ii) Highest decimal Number can be represented by $n(r-1)$ s i.e., by three 4 s .

Since, $r=5$
So, highest decimal Number $=444$
b. In a signed representation given binary string is (11101) $)_{2}$. What will be the sign and magnitude of the number represented by this string in signed magnitude, 1 's complement and 2 's complement representation?

## Answer:

The number $\mathrm{N}=(11101)_{2}$
since MSB = 1 the given number is negative.
${ }^{(i)}$ In signed Magnitude MSB denotes sign and rest of the bits represent magnitude. So,

(ii) In 1's complement if number is negative (i.e., MSB $=1$ ) then the magnitude is obtained by taking 1's complement of given number.

$$
\begin{aligned}
\text { 1's complement of }(11101)_{2} & =(00010)_{2} \\
\text { so }(11101)_{2} & =-2 \text { in 1's complement. }
\end{aligned}
$$

(iii) In 2's complement if number is negative (i.e., MSB $=1$ ) then magnitude is obtained by taking 2 's complement of given number.

$$
\begin{aligned}
\text { 2's complement of }(11101)_{2} & =(00011)_{2} \\
& =3 \\
\text { so }(11101)_{2} & =-3 \text { in 2's complement. }
\end{aligned}
$$

c.Convert the hexadecimal 2AC5.D to decimal, octal and binary.

$$
\begin{aligned}
& (2 \mathrm{AC} 5 . \mathrm{D})_{16}=(?)_{2} \\
& \text { 2AC5 }=0010101011000101 \\
& \mathrm{D}=1101 \\
& (2 \text { AC5.D })_{16}=(10101011000101.1101)_{2} \\
& (2 \mathrm{AC} 5 . \mathrm{D})_{16}=(?)_{8} \\
& -10,101,011,000,101 \cdot 110,1- \\
& 010,101,011,000,101,110,100 \\
& \begin{array}{lllllll}
2 & 5 & 3 & 0 & 5 & 6 & 4
\end{array} \\
& (2 \text { AC5.D })_{16}=(25305.64)_{8} \\
& (2 \text { AC5.D })_{16}=(?)_{10} \\
& \text { 2AC5 }=2 \times 16^{3}+10 \times 16^{2}+12 \times 16^{1}+5 \times 16^{0} \\
& =2 \times 4096+10 \times 256+12 \times 16+5 \times 1 \\
& =8192+2560+192+5 \\
& =10949 \\
& \text { D }=13 \times 16^{-1} \\
& =13 \times .0625 \\
& =.8125 \\
& (2 \mathrm{AC} 5 . \mathrm{D})_{16}=(10949.8125)_{10}
\end{aligned}
$$

Q.3a. Obtain (a) minimal sum of product (b) minimal product of sum expression for the function $F(w, x y, z)=\Sigma(0,2,3,6,7,8,10,11,12,15)$.

The riven function can also be written in product of minterm form as

$$
\mathrm{F}(w, x, y, z)=\Pi(1,4,5,9,13,14)
$$

Squares with 1's $\mathrm{a}_{2}$ • grouped to obtain minimal sum of product; square with 0 's are grouped to obtain min' ..al product of sum, as shown.

| $Y Z$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $W X$ | 00 | 01 | 11 | 10 |
| 00 | 1 |  | $\|r\| r\|r\|$ |  |
| 01 |  |  | 1 | 1 |
| 11 | 1 |  | 1 |  |
| 10 | 1 |  | 1 | 1 |

(a) We draw a four variable map using minterms whose values in the function are equal to 1.

- Minterm 8 and 12. Four a pair.
- Minterms 0, 2, 8 and 10 form I quad.
- Minterms 3, 7, 11, 15 form II quad.
- Minterms 2, 3, 6, 7 form III quad.

Therefore,

| $\mathrm{F}=x^{\prime} z$ | + | $y z$ | + $w^{\prime} y$ | + | $w y^{\prime} z^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ |  | $\downarrow$ | $\downarrow$ |  | $\downarrow$ |
| Due to I quad. |  | II quad | III quad |  | e to pair |

(b) We draw a four variable map using minterms whose values in the function are equal to zero. These minterms are $1,4,5,9,13$ and 14 .
b. Implement a three-input EX-NOR function using only two-input EX-NOR gates.

## Answer:


c. $A^{\prime} B+C^{\prime} D$ is a simplified Boolean expression of the expression $A^{\prime} B^{\prime} C^{\prime} D+A^{\prime} B^{\prime} C^{\prime} D+A^{\prime} B$. Determine if there are any 'don't care' entries.

## Answer:


Q. 4 a. The 100 kHz square waveform of Fig. 1(a) is applied to the clock input of the flipflops shown in Figs. 1(b) and (c). If the $\mathbf{Q}$ output is initially ' 0 ', draw the $\mathbf{Q}$ output waveform in the two cases. Also, determine the frequency of the $\mathbf{Q}$ output in the two cases.


Fig.1(a)


Fig.1(b)


Fig.1(c)
Answer:

(a)

(b)
b.Design a mod-3 counter using JK flip-flop and explain its operation with the help of waveform.
Answer:


Fig. 7.29 Modulo-3 counter


Reset

Q. 5 a. Design a 4 bit serial adder with the help of neat diagram.

Answer:

The two bits at the same positions in augend and addend word are applied serialy to A and B inputs of the full adder respectively. The single full adder is used to add one pair of bits at a time along with the carry $\mathrm{C}_{\text {in }}$. The memory element is used to store the carry output of the full adder circuit so that it can be added to the next significant position of the nembers in the augend and addend word. This produces a string of output bits for sum as $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ and $\mathrm{S}_{3}$ respectively.

b.Determine the number of half and full adder circuit blocks required to construct a 64-bit binary parallel adder. Also, determine the number and type of additional logic gates needed to transform this 64-bit adder into a 64-bit adder-subtractor.

Answer: For a 64 -bit adder: $H A=1, F A=63$
For a 64-bit adder-subtractor: $H A=1, F A=63, E X-O R$ gates=64
Q. 6 a. Distinguish between asynchronous and synchronous flip-flops. Design a 4 bit universal synchronous counter using JK flip-flops.

## Answer:


b. Design a synchronous counter that counts as $000,010,101,110,000,010$, Ensure that the unused states of 001, 011, 100 and 111 go to 000 on the next clock pulse. Use J-K flip-flops. What will the counter hardware look like if the unused states are to be considered as 'don't care's.

Answer:


| Present state |  |  | Next state |  |  | Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | B | A | C | B | A | $J_{A}$ | $K_{A}$ | $J_{B}$ | $K_{B}$ | $J_{C}$ | $K_{C}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | 1 | X | 0 | X |
| 0 | 0 | 1 | X | X | X | X | X | X | X | X | X |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | X | X | 1 | 1 | X |
| 0 | 1 | 1 | X | X | X | X | X | X | X | X | X |
| 1 | 0 | 0 | X | X | X | X | X | X | X | X | X |
| 1 | 0 | 1 | 1 | 1 | 0 | X | 1 | 1 | X | X | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | 1 | X | 1 |
| 1 | 1 | 1 | X | X | X | X | X | X | X | X | X |

c. Determine the modulus of the presettable counter shown in Fig. 2. If the counter were initially in the $\mathbf{0 1 1 0}$ state, what would be the state of the counter immediately after the eighth clock pulse be?


Fig. 2

## Answer:

This presettable counter has been wired as a DOWN counter.

- The preset data input is 0110 .
- Therefore, the modulus of the counter is 6 (the decimal equivalent of 0110).
- Now, the counter is initially in the 0110 state.
- Therefore, at the end of the sixth clock pulse, immediately after the leading edge of the sixth clock pulse, the counter will be in the 0000 state.
- A HIGH-to-LOW transition at the TCD output, coinciding with the trailing edge of the sixth clock pulse, loads 0110 to the counter output.
- Therefore, immediately after the leading edge of the eighth clock pulse, the counter will be in the 0100 state.
Q. 7 a. Use an 8 input MUX to implement the following equation:
 A.B'.C.D'+ A.B.C'.D' + A.B.C'.D.


## Answer:

| Ingut | "Addrass" | Residuas |
| :--- | :--- | :--- |
| $\mathrm{I}_{0}$ | $\overline{\mathrm{~A}} \cdot \overline{\mathrm{~B}} \cdot \overline{\mathrm{C}}$ | $\overline{\mathrm{D}}$ |
| $\mathrm{I}_{1}$ | $\overline{\mathrm{~A}} \cdot \overline{\mathrm{~B}}, \mathrm{C}$ | D |
| $\mathrm{I}_{2}$ | $\overline{\mathrm{~A}} \cdot \mathrm{~B}, \overline{\mathrm{C}}$ | $\mathrm{D}+\overline{\mathrm{D}}=1$ |
| $\mathrm{I}_{3}$ | $\overline{\mathrm{~A}} \cdot \mathrm{~B} \cdot \mathrm{C}$ |  |
| $\mathrm{I}_{4}$ | $\mathrm{~A} \cdot \overline{\mathrm{~B}} \cdot \overline{\mathrm{C}}$ | D |
| $\mathrm{I}_{5}$ | $\mathrm{~A} \cdot \overline{\mathrm{~B}} \cdot \mathrm{C}$ | $\overline{\mathrm{D}}$ |
| $\mathrm{I}_{6}$ | $\mathrm{~A} \cdot \mathrm{~B} \cdot \overline{\mathrm{C}}$ | $\overline{\mathrm{D}}+\mathrm{D}=1$ |
| $\mathrm{I}_{7}$ | $\mathrm{~A} \cdot \mathrm{~B} \cdot \mathrm{C}$ |  |


b. Implement the functions defined by the following truth table in Fig. 3 using a decoder and NAND gates.


Fig. 3
Answer:

| $\mathbf{A}$ | $\mathbf{B}$ | $C$ | $Y_{1}$ | $Y_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 |


c. What is priority encoder? Design a $4 \times 2$ priority encoder.

## Answer:

A priority encoder is an encoder that includes priority function. If two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. To understand priority encoder, consider a 4 to 2 line encoder which gives priority to higher subscript number input than lower subscript number. The truth table is given below.

| Inputs |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $Y_{1}$ | $Y_{2}$ | $V$ |  |
| 0 | 0 | 0 | 0 | x | x | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| x | 1 | 0 | 0 | 0 | 1 | 1 |  |
| x | x | 1 | 0 | 1 | 0 | 1 |  |
| x | x | x | 1 | 1 | 1 | 1 |  |



The Xs are don't care conditions. Input $\mathrm{D}_{3}$ has the highest priority, so regardless of values of other inputs, when this input is 1 , the output $Y_{1} Y_{2}=11 . D_{2}$ has next priority level. The o/p is 10 if $D_{2}$ is 1 , provided $D_{3}=0$, irrespective of the values of the other two lowerpriority inputs. The o/p is 01 if $D_{1}$ is 1 , provided both $D_{2}$ and $D_{3}$ are $O$, irrespective of the value of lower-priority input $D_{0}$. The $o / p$ is $D_{0}$ if $00=1$, provided all other inputs are 0 .

A valid output indicator, V is set to 1 , only when one or more of the inputs are equal to 1 . If all the inputs are $\mathrm{O}, \mathrm{V}$ is equal to O . and the other two outputs if the circuit are not used.

Now, simplifying using k-map the outputs can be written as :

$$
\begin{aligned}
Y_{1} & =D_{2}+D_{3} \\
Y_{2} & =D_{3}+D_{1} D_{2}^{\prime} \\
V & =D_{0}+D_{1}+D_{2}+D_{3} .
\end{aligned}
$$

## Q. 8 a. Draw the diagram of four bit universal shift register and explain its operation.

Answer:

b. Refer to the logic circuit of Fig.3. Determine the modulus of this counter and write its counting sequence.


Fig. 4

Answer:

| Clock pulse | Outputs |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $A$ | $B$ | $C$ | $D$ | $E$ | $F$ |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 2 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 3 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 5 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 7 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 8 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 9 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 10 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 11 |  |  | 0 | 0 |  |  |  |

Q. 9 a. It is required to obtain an $8 \mathrm{~K} \times 8$ memory system for $\mathbf{8 0 8 5}$ microprocessor system that has an addressing capability of 64 K locations. Given memories are $2 \mathrm{~K} \times 8 \mathrm{ROM}$ ICs and $2 \mathrm{~K} \times 8$ RAM ICs. Obtain the exhaustive decoded system, which maps the 8 K -memory system to begin from $\mathbf{8 0 0 0 H}$.

Answer:

| Unchanged bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $A_{15}$ | $\mathrm{A}_{14}$ | $A_{13}$ | $\mathrm{A}_{12}$ | $A_{11}$ | $A_{10}$ | $A_{9}$ | $A_{8}$ | $\mathrm{A}_{7}$ | $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | HEX Addr | IC |
| Start Addr | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $800 \mathrm{O}_{H}$ | ROM |
| End Addr | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 877FF | 1 |
| Start Addr | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $8800_{H}$ | RAM |
| End Addr | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8FFFH | 1 |
| Start Addr | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9000 ${ }_{\text {H }}$ | ROM |
| End Addr | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 97FF | 2 |
| Start Addr | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | , | 0 | 0 | 0 | 0 | 9800 ${ }_{H}$ | RAM |
| End Addr | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 9FFFF $_{H}$ | 2 |


b. Draw the general structure of DRAM and explain it. Also compare it with SRAM.

Answer:


## SRAMs and DRAMs

Having been studied the SRAMs \& DRAMs it is worth to devote some time in comparative study of the two memories. Here are the few, which must be appreciated for the two types.

- The SRAMs cells can either be Bi-polar or MOS but DRAM cells can only be MOS.
- The DRAM cells are much simpler than the SRAM cells.
- SRAMs can retain information as long as power is ON where as DRAMs loose the retained information after a small time and thus requires refreshing.
- Data storage in DRAMs involves charge storage where as in SRAMs it involves ON/ OFF the transistors.
- DRAM cells can be constructed around a single transistor where SRAMs may require 11 transistors per cell. Thus DRAMs offer higher storage density. Infact the DRAMs are among the densest VLSI circuits in terms of transistor per chip. Due to this almost all the RAMs greater than 16KB are DRAMs.
- DRAMs are cost effective memory solution than the SRAMs.
- The actual read/write mechanism of DRAMs are much more tedious than that of SRAMs.
- DRAMs are always organized with the word length of 1 -bit so that they are used with SIMM module where as SRAMs are organized for many different word lengths.
- DRAMs require many hardware pins so that address lines have be multiplexed where as it is seldom the case with SRAMs.
- Timing requirements of DRAMs are very complex as compared to the timing requirements of SRAMs.
- The DRAMs suffer from destructive read out so that each read must be followed by a write whereas there is no such problem with SRAMs.
- The DRAM requires extra hardware circuitry, called DRAM Controllers, for its proper operation where as SRAM does not need such supports.
- DRAMs are slower than the SRAMs due to destructive read out, address multiplexing and mainly due to refresh requirements.
- Future expansion of DRAM is easier as they are used with SIMM module in which case expansion involves replacement of board on the slot of main board. Needless to mention that using SIMM further increases the storage capacity than achieved by using a single DRAM chip.
- The DRAM cells offer lesser power consumption compared to either BJT or MOS SRAM cell.


## Text Book

1. Digital Systems - Principles and Applications, Ronald J Tocci, Neal S. Wildmer, Gregory L. Moss, Ninth Edition, Pearson Education, 2008
