









b.Draw and explain nMOS enhancement mode pull-up and transfer characteristic.

Ans . Text book I 2.9-3 Fig 2.13

Q.5 a. Write short notes on – (i) Contact and Via Resistance (ii) Silicides

CONTACT AND VIA RESISTANCE

The contacts and the vias also have resistances that depend on the contacted materials and the area of contact. As the contact sizes are reduced for scaling ,the associated resistance increases. The resistances are reduced by making ohmic contacts which are also called loss less contacts. Currently the values of resistances vary from .250hms to a few tens of ohms.

SILICIDES

The connecting lines that run from one circuit to the other have to be optimized. For this reason the width is reduced considerably. With the reduction is width the sheet resistance increases, increasing the RC delay component. With poly silicon the sheet resistance values vary from 15 to 100 ohm. This actually affects the extent of scaling down process. Polysilicon is being replaced with silicide. Silicide is obtained by depositing metal on polysilicon and then sintering it. Silicides give a sheet resistance of 2 to 4 ohm. The reduced sheet resistance makes silicides a very attractive replacement for poly silicon. But the extra processing steps are an offset to the advantage.

b.Draw the schematic of Inverting Type nMOS Super Buffer and explain its functionality briefly.

Text1 – 4.8.2 Super Buffers. Figure – 4.12

Q.6a. Discuss the Limitations of Scaling in VLSI Designs.

Effects, as a result of scaling down- which eventually become severe enough to prevent further miniaturization.

- o Substrate doping
- Depletion width
- o Limits of miniaturization
 - o Limits of interconnect and contact resistance
 - o Limits due to sub threshold currents
 - Limits on logic levels and supply voltage due to noise
 - o Limits due to current density

b.Explain Structured Design Approach – Regularity with example.



- Design of array structures consisting of identical cells.-such as parallel multiplication array.
- Exist at all levels of abstraction: transistor level-uniformly sized. logic level- identical gate structures
- 2:1 MUX, D-F/F- inverters and tri state buffers
- · Library-well defined and well-characterized basic building block.
- · Modularity: enables parallelization and allows plug-and-play
- Locality: Internals of each module unimportant to exterior modules and internal details remain at local level.



b.Explain how to implement ALU functions with an adder?





Q.9 a. Explain the different requirements of large system designs in silicon.

Text1 – 10.8.

b. Explain how the interface with the fabrication house designer must establish. Text1 - 10.10.

Text Book

1. Basic VLSI Design, Douglas A. Pucknell and Kamran Eshraghian, PHI, 3rd Edition, 2007