

b.Describe the various segments register of 8086 microprocessor. 26. There are four signant signifiers 1. Code segment register (CS) 2. Date segment register (DS) 3. Extra segment register (ES) 4. Stech segment register (SS) The code segment register points at the segment containing the current The code segment register points at the segment phase variables an defined. ES program. Date segment points at the segment phase variables and defined. ES program. Date segment points at the segment phase variables and defined. ES program. Date segment points at the segment phase variables and defined. ES program. Date segment points at the segment phase variables are defined. c. Generate the machine code for MOV CH, BL using instruction templates. 2 C. The 6 bit code for this instruction is 1100010. D=0 for BL is a boun operand, W=0 byte operation In byte 2, pince the second operand is a register most field is 11 RIM field = 101 (CH) REGfield = OII (BL) : Machine code = 1000/000 11011 101 = 88004. Byter Bytez

Q.3a. Explain the following instructions of 8086 microprocessor: (i) XLAT (ii) XCHG (iii) DAA (iv) STD (v) LOCK A:39. i)XLAT → Translate instruction is used for finding out the order in cell of adde conversion problems using lookents toble technologue. (i) XCHG → Two instruction exclusions the contents of Apecified power and distinction operands, which may be registers or one of them may be a memory heredron. However, enclosing of contents of two memory because in not permitted. in DAA → Deceincel Adjust Acclumilator. It is used to convert the sweet of in STD: > Set direction. This instruction meaning direction is not allowed in STD: > Set direction. This instruction meaning direction is not allowed if another meater but the loce profixed instruction in secured. If another meater but the loce profixed instruction is exclused.

b.Explain PUSH and POP instructions in detail. b. PUSH -> it pushes the contents of effectived register/memory locations on the stack. The steek is decremented by 2 after each execution of the instruction. the contents of SP are decremented and store AH into edgess pointed to by SP. Further decement Push Ax SP by one and store AL into location pointed to by SP. AN AL POP: - It loads the specified register memory location 55. 221 with the contents of memory location of which the 554 address is formed using the current stack perment XX and stack pointer as usual. The SP is incremented by 2. It serves exactly opposite to the PUSH. pushights steel Contents of stack top memory location is stored in AL and Sp is incremented by one. Further contents of memory location pointed by Sp are copied to Att and Sp is again incremented by one. Effectively Sp is incremented by 2 and points to orest steek top. 224 SM AM IT DI AL

Describe various software interrupts of 8086 in brief. Give the sequence of interrupt **O.4**a. execution. Q.4 q. There are 256 software intempts is INTO to INT 255; Out of which ipINTO - INTY are reserved for dedicated operations (ii) INTS-INTSI are reserved for particular operation and (ii) INT32-INT255 are used by user Sequence of interrupt Execution in 8086:-Main Push PSW Flag gaved profilsm 2. IF = 0 INTR disabled 3. TF = 0 Microprocessors will not 4. PUSH CST Address of next instruction 5. Depending upon the value of n Inton Microprocessors will not in MP PUSH PSW ISR IFIO TF= 0 PUSH CS PUSH 1P EA-1UP. ALLS Intempted microprocess will calculate the physical Minoprocess well calculate main addyces of memory locations noi 6. The last instruction of every 15R will be RET (Enternift return). After executing IRET instruction microprocessing performs POP 1P POP CS The microprocessor returns back from ISR to mein program-POP CS instructors.

b. Explain the unconditional jump instructions of 8086. : Unconditional Jump Instructions:-: CALL instructions - is used to tomogen execution of a subprover There are two basic types of CALLS: Near and fas: A near CALL is a call to proceedure which is in the same code segment. A for Call Most metion is a call to a proceedure which is a different signent from that which contain the CALL justmetions. 2. RET historiction - will return execution from a procedure to the next instruction after the CALL instructions in the calling program. 3. JMP methydian: It always cause the goes to fetch its next instruction From the location specified in the instruction schen then from the rept Coertion after the JMP instruction.

Q.5 a. Explain the features and architecture of 8087. (10)features of (i) It is disigned to perform arithmetic operation. (ii) It can operate on date of integer, decimal and real types with length ranging from 2 to 10 bytes (iii) Instruction set provides many useful functions like pyrace oot, exponential, taking yestergent and go-on. Architecture of 8087: - The architecture of 8087 is divided into 400 pethods (i) Control unit (ii) Numeric extension Unit. The control unit occeives, decodes instructions, read and write memory operation. and executes the 8087 control sustantions.

The numeric extension unit executes all numeric pocedure instructions. It executes all the instructions including arithmetic, byical, transcedental and data together instructions. The control with is mainly besponsible for establishing communication between the CPU and monory and also for co-ordinating the internal coprocessor execution. b.Explain the various data transfer instructions of 8087. Ans 5b. Text Book 1 – 13.2, Pg. No.-234-235 Explain various assembler directives available in 8086. Q.6a. 59. The assemble directives are the paints given to assembler using some predefined alphabetical strings, which neep the assembler to correctly understand the assembly language program to prepare the ASSUME - Assume logical segment NAME codes. mese are END - End of propram DB - pipine byte ENDP -1 End of procedure. DW _ Define wood PQ - Define quedword DT - Define To 1 to ENDS -> End of segment LEGTH -> Byte legth. DT - Define Ten Bytes EVEN -> Alignon Even memory address LOCAL-PUBLIC -> Public GROUP -> Group the related segment Equ - Equate EXTEN rExternel LABEL -> label NAME - logical Neme of Module of G - P Origin. off SET -> offset of a label. proc- Procedure. PTR - Pointer

b. Write an assembly language program to generate Fibonacci series and also write necessary

MOU SI, OFFSET LIST: INITIALINST MOV SI, OFFSET LIST: INITIALINST MOV CX, OAH: No generatedin CX MOV CX, OAH: No generatedin CX MOV CX, OAH: No generatedin CX MOV AL, (SI): Get previousno in AL INC SI: Increment points MOV (SI), AL: Move first O to (2) MOV (SI), AL: Move first O to (2) MOV (SI), AL: Move first O to (2) MOV (SI), AL: Stop next fiboracino. MOV (SI), AL: Stop next fiboracino. BACK: ADD AL, [2]: Add contents of Ato [1] INC SI: In memore pointly MOV [SI], AL: Store mext fibo nacci no. DEC SI: Decrement ponile

Q.7 a. Explain the approach methodology to clear screen using BIOS Interrupt.

Ans. Pg no. 331 Text.1

b. Write an 8086 assembly language program to clear / scroll the screen and position of the cursor.

AC78

A76 Program thears perfolls the screen and positions the cursor MODEL SMALL STARL · DATA START: XOR AL, AL : No of lives to scroll . CODE XOR CX, CX : CH = top 20W CI = top left column Mou DN, 24 : DN = bottom vow Mar DL,79: DL - bottom left calumn MOV BH,07H : Character attributes for new line Mov AH,06H : Scrall page up INT 10H : Interrupt XOR DK, DX : set DM, DL ic Row and Column MOV AH,02 : function 2 interrupt losets the curren position INT IOH : Interrupt NOR BH, BH : cursos position MOV AM, 4 4 : Function to exit to Das prophpt INT 21H : Engl of program END : Engl of program

Q.8 a. Write the instructions for 8087 coprocessor and give an illustration to compute the square root.

Ans. Page No.356-363 of Textbook-I

b. Write a C-program to create a subdirectory if it does not exist, using DOS interrupt. A suitable message should be displayed on CRT depending on the success or failure of the operation.

Ans. Page No. 365-366 of Textbook 1 21.2)

Q.9 a. What are the important features of 80286? Describe its internal architecture.

Q.99) 1. It is a 16 bit processor. 2. It can be aperated total three different clocks: 4MH3, 6MH, 28MH3 3. It contains four separate processing units is BUS Unit (BU) is Instruction Unit (IU) (iii) Anthonetic Address Unit (AU) (iv) Execution Unit (EU) 4. It has virtual memory-management circuitary and protection S. It has 24 bit æddress bus; it can alcess upter 2 = 16 M byte. of physical memory or 23°=16B of virtual memory 6.2t includes effectial instructions to puppert operating system. 7. It is available : 7. It is available in 68 pin leadless flat package. 8. It first family member the use as cpu in multiuser Architecture of 80286: - It consists of four separate units Bus Unit (BU): It patern all memory & \$70 read/write, prefetches instruction bytes and controls to suffer of dats to and form micoprocessor Instruction Unit (IU): decodes upto three prefetched instruction and hold them in a queue, where executions unit can access them Address unit (AU): It computes the physical address that will be sent out to memory or \$10 by BU. Execution Unit: uses its 16 bit ALU to execute instructions it seceives from the instruction unit. Address latches + A23-AD SHE, MED Refetcher Processor > PEACH Physical - PEROER AU extension 1 ytaface address See 11den Reses BUS Control stories Seg. Limit Dats Tornsceivery > Do-PIS offer or efetch greek BU AW Control 3 decoded Inst secode Degister JU Travene 1111 EU

b. Mention the various addressing modes available in 80386 microprocessor.

AC78

Addressing modelss of 80386 and Register operand Addressing mode Immediate operand Addressing mode Memory operand Addressing mode Direct addressing mode - Tradexed Based Index with displacement Based Scaled Index with displa Xn-11

Text book

- I. Advanced Microprocessors & IBM-PC Assembly Language Programming, K. Udaya Kumar and B.S. Umashankar, TMH,
- II. Advanced Microprocessors and Peripherals, A.K. Ray and K.M. Burchandi, TMH, 2000