ROLL NO. \_

Code: AC58/AT58 AC106/AT106 Subject: COMPUTER ORGANIZATION

### AMIETE – CS/IT (Current & New Scheme)

Time: 3 Hours

# **JUNE 2015**

Max. Marks: 100

 $(2 \times 10)$ 

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

#### Q.1 Choose the correct or the best alternative in the following:

a. A source program is usually in

(A) Assembly language	(B) Machine level language
(C) High-level language	( <b>D</b> ) Natural language

b. The small extremely fast, RAM's are called as

(A) Cache	<b>(B)</b> Heaps
(C) Accumulators	(D) Stacks

#### c. \_\_\_\_\_ bus structure is usually used to connect I/O devices

(A) Single bus	<b>(B)</b> Multiple bus
(C) Star bus	<b>(D)</b> Rambus

#### d. The control unit controls other units by generating

	<ul><li>(A) Control signals</li><li>(C) Transfer signals</li></ul>	<ul><li>(B) Timing signals</li><li>(D) Command Signals</li></ul>
e.	Von Neumann architecture is	
	(A) SISD (C) MIMD	(B) SIMD (D) MISD
f.	Virtual memory consists of	
	<ul><li>(A) Static RAM</li><li>(C) Magnetic memory</li></ul>	<ul><li>(B) Dynamic RAM</li><li>(D) Registers</li></ul>

1

ROLL NO.

## Subject: COMPUTER ORGANIZATION

Code:	AC58/AT58
	AC106/AT106

g. If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. Then each word of cache memory shall be

	<ul><li>(A) 11 bits</li><li>(C) 16 bits</li></ul>	<ul><li>(B) 21 bits</li><li>(D) 20 bits</li></ul>
h. The interrupt-request line is a part of the		
	<ul><li>(A) Data line</li><li>(C) Address line</li></ul>	<ul><li>(B) Control line</li><li>(D) Information line</li></ul>
i.	An n-bit microprocessor has	
	<ul><li>(A) n-bit program counter</li><li>(C) n-bit ALU</li></ul>	<ul><li>(B) n-bit address register</li><li>(D) n-bit instruction register</li></ul>

j. A three input NOR gate gives logic high output only when

(A) one input is high	<b>(B)</b> one input is low
(C) two input are low	( <b>D</b> ) all input are high

### Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

Q.2	a.	Discuss the bus structure of a computer system.	(4)
	b.	How pipelining would improve the performance of CPU justify.	(4)
	c.	Difference between control unit and main memory.	(4)
	d.	Define Big-endian and Little-endian.	(4)
Q.3	a.	Register 'A' is having S-bit number 11011001.	(6)
		Determine the operand and logic micro-operation to be performed in ord change the value in 'A' to. (i) 01101101 (ii) 11111101 (iii) Starting from an initial value R = 11011101, determine the sequen binary values in R after a logical shift left, followed by circular shift is followed by a logical shift right and a circular shift left.	ce of
	b.	Briefly explain instruction format.	(4)
	c.	If a Computer has 128 operation codes and 512 k addresses, how ma would be required for (i) Single address instruction (ii) Two address instruction	any bits (6)

2

ROLL NO. \_

Q.4	a.	What do you mean by DMA channel?	(4)
	b.	What is the sequence of steps that will take place when an interrupt occurs	?(6)
	c.	When a DMA module takes control of bus and while it retain control of what does the processor do?	f bus (6)
Q.5	a.	Define interface circuit. Explain the function of an I/O interface.	(8)
	b.	Describe Peripheral Component Interconnect (PCI) Bus Standards.	(8)
Q.6	a.	What do you mean by memory hierarchy? Explain cache memory.	(6)
	b.	Differentiate between direct mapping and associate mapping.	(4)
	c.	An 8-bit computer has a 16-bit address bus. The first 15 lines of address used to select a bank of 32K bytes of memory. The higher order bit of addr is used to select a register which receives the contents of the data b Explain how this configuration can be used to extend the memory capacity system to eight banks of 32 K bytes each, for a total of 256 bytes of memory	ess us? of
Q.7	a.	What are the advantages of virtual memory?	(4)
	b.	Define the terms: Seek time, Rotational Delay, Access time.	(6)
	c.	Design a half adder as a 2 level AND OR circuit. Implement full adder circusing 2 half adder.	cuit (6)
Q.8	a.	Explain the process of carry-save addition of summands.	(8)
	b.	Explain restoring division and non-restoring division process. Also, give algorithms for the two process.	the ( <b>8</b> )
Q.9	a.	What do you understand by Fetch cycle, instruction cycle, machine cycle?	(6)
	b.	With suitable figure, discuss multiple-bus organization.	(6)
	c.	Write the control sequence for execution of the instruction Add(R3), R1.	(4)

Code: AC58/AT58

AC106/AT106