ROLL NO.

Code: AE54/AC54/AT54

**Time: 3 Hours** 

Subject: LINEAR ICs & DIGITAL ELECTRONICS

## AMIETE – ET/CS/IT

# JUNE 2014

Max. Marks: 100

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

#### NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions, selecting at least TWO questions from each part, each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

Q.1	Choose the correct or the best altern	ative in the following:	(2×10)
	a. CMRR of an Op-Amp should be		
	<ul><li>(A) zero</li><li>(C) very low</li></ul>	( <b>B</b> ) 1 ( <b>D</b> ) very high	
	b. Slew rate of an Op-amp is expressed		
	(A) V / Sec (C) μV / Sec	( <b>B</b> ) V / μSec ( <b>D</b> ) μV / μSec	
	c. The instrumentation amplifier shoul	d have	
	<ul><li>(A) low input impedance</li><li>(C) high CMRR</li></ul>	<ul><li>(B) high output impedance</li><li>(D) all of these</li></ul>	
	d. In IC 555, pin No.7 is		
	<ul><li>(A) threshold</li><li>(C) trigger</li></ul>	<ul><li>(B) reset</li><li>(D) none of these</li></ul>	
	e. The fastest A to D converter is		
	<ul><li>(A) single slope type</li><li>(C) successive approximation type</li></ul>	<ul><li>(B) flash type</li><li>(D) dual slope type</li></ul>	
	f. $(1010110100111)_2 = (?)_{16}$		
	(A) AD38 (C) 16B7	( <b>B</b> ) 15A7 ( <b>D</b> ) AD31	

1

ROLL NO.

## Code: AE54/AC54/AT54 Subject: LINEAR ICs & DIGITAL ELECTRONICS

g. The number of rows in the truth table of 4 input AND gate will be \_\_\_\_\_

( <b>A</b> ) 4	<b>(B)</b> 8		
( <b>C</b> ) 15	( <b>D</b> ) 16		
h. The number of bits needed are	ed to represent decimal values ranging from 0 to 500		
( <b>A</b> ) 8	<b>(B</b> ) 9		
( <b>C</b> ) 10	( <b>D</b> ) 11		
i. Simplified expression of	implified expression of $y = (\overline{AB} + AB) \bullet (CD + \overline{CD})$ is		
( <b>A</b> ) 1	( <b>B</b> ) 0		
( <b>C</b> ) A	( <b>D</b> ) $\overline{\mathbf{B}}$		
j. Simplified expression of	ed expression of $y = (\overline{ABCD}) \bullet (\overline{\overline{ABCD}})$ is		
( <b>A</b> ) 1	( <b>B</b> ) AB		
(C) $A\overline{C} + \overline{B}D$	( <b>D</b> ) 0		

#### PART (A) Answer At least TWO questions. Each question carries 16 marks.

- Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. (10)
  - b. Calculate (i) input bias current and (ii) input offset current for the circuit shown in Fig.1. Given that  $\beta_1 = 100$  and  $\beta_2 = 125$ . (6)



**Q.3** a. What are the requirements of Instrumentation Amplifier? Draw 3-op-amp configuration of Instrumentation amplifier and derive the expression for its gain.

(9)

## Code: AE54/AC54/AT54 Subject: LINEAR ICs & DIGITAL ELECTRONICS

- b. The input  $V_i$  to an op-amp is 0.04 sin 1.13 x 10<sup>5</sup> t is to be amplified to the maximum extent. How much maximum gain required for an op-amp with a slew rate of 0.4 V/  $\mu$ Sec. (7)
- **Q.4** a. Draw and explain the ideal differentiator circuit. What are the problems associated with it and how are they eliminated in practical differentiator? **(8)** 
  - b. Explain the operation of the circuit shown in Fig.2. Also draw the waveforms with suitable calculations by assuming  $V_{sat} = 0.9V_{CC}$  (8)



- Q.5 a. State the disadvantages of Binary weighted resistor DAC and advantages of R-2R ladder network DAC. An 8 bit DAC has output voltage range from 0 to 5V, then find its resolution.
   (8)
  - b. Explain with suitable circuit diagram and waveforms Astable-multivibrator circuit operation using IC 555. (8)

PART (B) Answer At least TWO questions. Each question carries 16 marks.				
Q.6	a.	Compare and contrast serial and parallel data transmission technique.	(6)	
	b.	<ul> <li>A digital system consists of 1024 x 8 bit memory.</li> <li>(i) How many address lines will it require?</li> <li>(ii) Specify the range of address in Hex.</li> <li>(iii) How many total number of bits can be stored in this memory?</li> </ul>	(4)	
	c.	<ul> <li>Make the following conversion (steps are necessary):</li> <li>(i) 100011101 to decimal</li> <li>(ii) (17735) 8 to Hex</li> <li>(iii) (ABCD)<sub>16</sub> to binary</li> </ul>	(6)	
Q.7	a.	State and prove DeMorgan's Theorem.	(6)	
	b.	Implement the following expressions using NAND gates only. (i) $Y = A + B + C.D$ (ii) $Y = \overline{A + B + C + D}$	(4)	

## Code: AE54/AC54/AT54 Subject: LINEAR ICs & DIGITAL ELECTRONICS

c. Simplify the expression  $Y = \Sigma m (0,1,2,3,7,8,9,10,11,12,13)$  using K-map and implement using basic gates. (6)

#### **Q.8** a. Explain 1 digit BCD adder with suitable diagram. (8)

- b. Explain the function of 8 : 1 multiplexer with the help of logic diagram and truth table. (8)
- Q.9 a. Explain with waveforms, the implementation of 3 bit ripple counter using suitable flip-flops. (8)
  - b. Draw the diagram of four-bit bi-directional shift register using D flip-flops and explain its operation. (8)