ROLL NO.		
HOLL NO.	 	

Code: DE60/DC68 Subject: MICROPROCESSORS & MICROCONTROLLERS

Diplete - ET/CS (NEW SCHEME)

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions, answer any FIVE Questions. Each question carries 16 marks.

Q.1	Choose the correct or the best alter	rnative in the following:	$(2\times10^{\circ})$
	a. In Intel's 8085 microprocessor, th	ne range of operating frequency is	
	(A) 500 Hz to 3 MHz (C) 50 KHz to 3 MHz	(B) 500 KHz to 3 MHz (D) 5 KHz to 3 MHz	
	b. Intel's 8085 microprocessor has maximum of memory.	as address lines and can address	a
	(A) 8, 64 KBytes (C) 32, 64 KBytes	(B) 16,8 KBytes (D) 16, 64 KBytes	
	c. Intel's 8085 microprocessor has in	nstruction size ranging fromto	
	(A) 0 to 4 bytes (C) 1 to 3 bytes	(B) 0 to 3 bytes (D) 1 to 6 bytes	
	d. In Intel's 8255, the specialty of Po	ort-C is	
	(A) BSR mode and two 4-bit port(C) BSR mode and Bidirectional	s (B) BSR mode and two 8-bit ports I/O (D) None of the above	
	e. In Intel's 8253, the following state	ement isFALSE.	
	 (A) Operating frequency ranges fr (B) The three timers T1, T2 and T (C) 6 modes of operation includin (D) None of the above 		

ROLL NO.	

Code: DE60/DC68 Subject: MICROPROCESSORS & MICROCONTROLLERS

f.	In Intel's 8259, the INT signal is generated based on the inputs available from				
	 (A) ISR, IMR, IRR and Priority resolv (B) IMR and, IRR only (C) Priority resolver alone (D) ISR, IMR and Priority resolver, but 				
g.	Intel's 8051 MC can be interfaced wi	th a maximum data memory a	and		
	(A) 64 Kbytes, 64 Kbytes (C) 64 Kbytes, 32 Kbytes (B) 16 Kbytes, 64 Kbytes D) 8Kbytes, 64 Kbytes			
h.	n. In Intel's 8051 MC status register, 'F0' bit is and 'Ov' bit is				
	 (A) not used, over flow flag (B) over flow flag, not used (C) general purpose flag, over flow flag (D) general purpose flag, not used 	g			
i.	In Intel's 8051 MC, size of SP register	is and PC register is			
		(B) 16 bits, 8bits (D) 8bits, 8bits			
j.	In Intel's 8051 MC, the following state Timers.	ement is TRUE regarding the two			
	(A) T1 is an up-counter and T2 is a do (B) Both T1 and T2 have4 modes of o (C) T1 is a down-counter and T2 is an (D) T1 has 4 modes of operation and T3	peration up-counter			
	Answer any FIVE Questions of Each question carri				
a.	What are the salient features of the IN Explain with a neat block diagram.	NTEL's-8085 microprocessor?	(10)		
b.	What are the functions of the following (i) READY (ii) SID and SOD (iii) HOLD and HLDA	ng pins of INTEL's-8085?	(6)		

Q.2

DOLL NO	
ROLL NO.	

Code: DE60/DC68 Subject: MICROPROCESSORS & MICROCONTROLLERS

- Q.3 a. What are the addressing modes available in INTEL's-8085? Explain with an example for each. (8)
 - b. What are the different instructions types available in INTEL's-8085? Explain with an example for each. (8)
- Q.4 a. Correct the following instructions if necessary and indicate its addressing mode. (8)
 - (i) MOV B, B
 - (ii) OUT 1234h
 - (iii) LDAX, 1234h
 - (iv) PUSH A
 - b. Using 8085 instructions, write an assembly language program to interchange the contents of two arrays of bytes starting from locations "x" and "y". Write necessary comments.

 (8)
 - Q.5 a. When interrupted by an external interrupt what happens to the program execution in INTEL's-8085? Explain. (8)
 - b. What are the interrupt related instructions available in INTEL's-8085? Explain (8)
- Q.6 a. What are the modes of operation for INTEL's-8255? Explain. (8)
 - b. Interface a logic controller to MP-8085 and write an assembly language program to realize a full adder. Write necessary comments. (8)
- Q.7 a. Using a neat block diagram explain the internal architecture of INTEL's-8259. (8)
 - b. What is a DMA? Explain Burst mode and cycle stealing methods briefly. (8)
- Q.8 a. Using a neat block diagram explain the internal architecture of INTEL's-8253. (10)
 - b. What are the features of INTEL's 8251 USART? (6)
- Q.9 a. What are the salient features of 8051 micro-controller? Explain with a neat block diagram. (8)
 - b. Write an assembly language program to interchange two blocks of data bytes using 8051 instructions. Write necessary comments for the same. (8)