ROLL NO. _

Code: AC58/AT58/AC106/AT106 Subject: COMPUTER ORGANIZATION

AMIETE – CS/IT (Current & New Scheme)

Time: 3 Hours	June 2019	Max. Marks: 100		
 PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER. NOTE: There are 9 Questions in all. Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else. The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination. Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks. Any required data not explicitly given, may be suitably assumed and stated. 				
Q.1 Choose the correct a. What is the name o (A) Von Neumann (C) Both (A) and (D)	or the best alternative in the foll f architecture which has separated (B) Harwa B) (D) None	owing:(2×10)data & instruction busrdof these		
 b. Functional sequence (A) Fetch- Execute- (C) Execute- Fetch 	e of CPU since Reset is Decode (B) Fetch Decode (D) Deco	- Decode – Execute de – Decode – Execute		
c. Instruction AND is(A) Decode unit(C) Memory	executed by (B) ALU (D) Cont	rol Unit		
 d. The sign magnitude (A) 00001000 (C) 10000111 	e representation for +7 is (B) 1000 (D) 0000	0101 0111		
e. An example for log(A) ADD(C) INPUT	gical instruction is (B) ROT (D) MOV	ATE /E		
f. The memory access(A) Multilevel cach(C) Neither of these	s time is minimized by having es (B) Split e (D) Both	caches (A) and (B)		
 g. Memory- mapped I (A) Using separate i (B) Assigning a par (C) Using separate i (D) None of these 	I/O means memory address space for I/O por t of the main memory address spa input and output instructions	ts ce to I/O ports		
 h. On receipt of interr (A) Interrupt vector (C) Interrupt Service 	rupt, control is transferred to r (B) Soft i ce Routine (D) None	Interrupt of these		

		ROLL NO		
Cod	le: AC	C58/AT58/AC106/AT106 Subject: COMPUTER ORGANIZA	ATION	
	i. If t	he result of an arithmetic operation does not fit in the range of values, we sa	ıy	
	$(\overline{\mathbf{A}})$	exception has occurred. Divide by zero (B) Invalid		
(C) Inexact		Inexact (D) Arithmetic		
	j. Wl	nich of the following is not a control instruction?		
	(A (C)	.) Data Transfer(B) Unconditional Jump) Function Call(D) Procedure Return	(B) Unconditional Jump (D) Procedure Return	
	(0)	Answer any FIVE Ouestions out of EIGHT Ouestions.		
Each question carries 16 marks.				
Q.2	a.	With a neat diagram explain the Internal organization of a processor.	(8)	
	b.	What are the important elements of bus design? Show with a labeled dia the timing of asynchronous bus operation.	gram (8)	
Q.3	a.	Enlist & explain various types of read only memories.	(8)	
	b.	What do you mean by instruction cycle and interrupt cycle? Draw the flo chart for interrupt cycle.)w (8)	
Q.4	a.	What are addressing modes? Explain the various addressing modes with examples.	(8)	
	b.	What is Input- Output Interface? Draw and explain block diagram of Inpu Output Interface.	ut- (8)	
Q.5	a.	Explain the Concept of Virtual memory.	(8)	
	b.	How is an overflow detected in Binary Subtraction? What does the over signify?	flow (8)	
Q.6	a.	Draw & explain a general 8-bit parallel interface.	(8)	
	b.	Multiply $(-9)_{10}$ in binary and $(3)_{10}$ in binary using Booth's algorithm. Also draw the flow chart for floating point multiplication.	30 (8)	
Q.7	a.	Explain the advantages and disadvantage of Hardwired control.	(8)	

- b. Explain interrupt hardware. Elaborate enabling & disabling of interrupts. Use suitable diagram. (8)
- Q.8 a. Explain the IEEE floating point number representation in computer with an example. (8)
 b. Explain DMA. Elaborate the role of Registers & DMA controllers using suitable diagram. (8)
- Q.9 a. What is the benefits of using a multiple Bus Architecture compared to single bus Architecture. (8)
 - b. What are the mapping techniques used in Caches. Explain any one technique in detail. (8)