ROLL NO.	
RULL NU.	

Code: DC57/DC107 Subject: COMPUTER ORGANIZATION

DiplETE - CS {Current & new Scheme}

Time: 3 Hours JUNE 2016 Max. Marks: 100

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.

Q.1	C		st alternative in the following: (2×10^{-5})			
	a.	•	e in which the effective address is determined by the ram counter in place of the general purpose register. (B) Base-Indexed (D) Auto-decrement			
	b.	sentation of (-23) is				
		(A) 010111	(B) 110111			
		(C) 101000	(D) 101001			
	c.	tra	inslates a high-level language program into sequence			
		of machine instruction.				
		(A) Compiler	(B) Machine translator			
		(C) Program translator	(D) Interpreter			
	d.	is an eve	ent that causes the execution of one program to be			
	suspended and the execution of another program begins.					
		(A) Exception	(B) Interrupt			
		(C) Subroutine	(D) Tracker			
	e. When the I/O devices and the memory space share the same address arrangement is called as					
		(A) Memory-mapped I/O	(B) Address controlled I/O			
		(C) Programmed memory	I/O (D) Programmed I/O			
	f.	f. The registers, the ALU, and the interconnecting bus are collectively referr as the				
		(A) Datapath	(B) Subpath			
		(C) Connecting path	(D) None of these			
	g.	Zero address instruction fo	rmat is used for			
	\mathcal{L}°	(A) RISC architecture	(B) CISC architecture			
		(C) Von-Neumann architec				
	h.	Arithmetic shift left operat				
	11.		ilt as obtained with logical shift left operation			
		(B) Causes the sign bit to r	emain always unchanged			
		(B) Causes the sign bit to r(C) Needs additional hardy	emain always unchanged vare to preserve the sign bit			

ROLL	NO

Code: DC57/DC107 Subject: COMPUTER ORGANIZATION

b. Convert the following pairs of decimal numbers to 5-bit 2's-complement numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (ACRIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouting LISTADD, with the parameters passed through processor registers. (G.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (B.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (B.6 Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (B.6 Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main the following mapping techniques with proper diagram of cache and main		i.	The enable	s the device to recognize its address		
(C) Address decoder j. A 16-bit computer that generates 16-bit addresses is capable of addressing umemory locations. (A) 16K (C) 1028K (D) 16M Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. 8 b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. ORIGIN DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouti LISTADD, with the parameters passed through processor registers. (6 Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8 b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. b. How the PCI bus is differ from SCSI bus? 6 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? 6 Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16 bit address. The main memory has 64K words, which we will view as 48 blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping			**			
j. A 16-bit computer that generates 16-bit addresses is capable of addressing umemory locations. (A) 16K (B) 64K (D) 1028K (D) 16M Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. (8) b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (4×2 (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (4 ORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouting LISTADD, with the parameters passed through processor registers. (6 b. Discuss DMA approach used to transfer large blocks of data at high speed. (8 b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8 b. How the PCI bus is differ from SCSI bus? (8 c. Consider a cache consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16 bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping			(A) Interface (F	3) Control circuits		
memory locations. (A) 16K (C) 1028K (D) 16M Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. (B) Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. ORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouti LISTADD, with the parameters passed through processor registers. (6 Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8 b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 D. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping			(C) Address decoder (I	D) Data register		
(A) 16K (C) 1028K (D) 16M Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. (8 b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (1) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (A) ORIGIN (D) DATAWORD (D) DESUBLET (II) Loader (III) Debugger (D) DESUBLET (III) DEBUGGER (D) Discuss DMA approach used to transfer large blocks of data at high speed. (B) Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (B) Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (B) Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (B) Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (B) Discuss ha		j.	1	it addresses is capable of addressing up	oto	
Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. (8 b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (10) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (ACORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouti LISTADD, with the parameters passed through processor registers. (6 d. a. Discuss DMA approach used to transfer large blocks of data at high speed. (8 d. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. b. How the PCI bus is differ from SCSI bus? a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16 bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping				8) 64K		
Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. Q.2 a. With the help of a diagram explain the basic functional units of a computer. (8 b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (1) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (A) ORIGIN (B) ORIGIN (C)						
Q.2 a. With the help of a diagram explain the basic functional units of a computer. (8) b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (a) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. ORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouti LISTADD, with the parameters passed through processor registers. Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8) b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8) Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8) Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16 bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping				<u> </u>		
b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. ORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subroute LISTADD, with the parameters passed through processor registers. Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. B. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. b. How the PCI bus is differ from SCSI bus? Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping			· ·	_		
b. Convert the following pairs of decimal numbers to 5-bit 2's-complemen numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13 (ii) -12 and 9 Q.3 a. Both of the following statement segments cause the value 300 to be stored location 1000, but at different times. (A) ORIGIN (A) DATAWORD (B) DATAWORD (C) DATAWORD	Q.2	a.	With the help of a diagram explain the	basic functional units of a computer. (8))	
location 1000, but at different times. ORIGIN 1000 DATAWORD 300 and Move #300, 1000 Explain the difference. b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subrouti LISTADD, with the parameters passed through processor registers. (6 Discuss DMA approach used to transfer large blocks of data at high speed. (8 b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (8 Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8 b. How the PCI bus is differ from SCSI bus? (8 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping		b.	numbers, and then perform addition whether or not overflow occurs for each	mal numbers to 5-bit 2's-complement and subtraction on each pair. Indicate		
b. Elaborate the following terms: (i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subroute LISTADD, with the parameters passed through processor registers. (6) Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8) b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (8) Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8) b. How the PCI bus is differ from SCSI bus? (8) Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8) b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (4×2) (i) Associative Mapping	Q.3	a.	location 1000, but at different times. ORIGIN 1000 DATAWORD 300	nents cause the value 300 to be stored (4)		
(i) Two-pass assembler (ii) Loader (iii) Debugger c. Write a program for adding a list of numbers implemented as a subroute LISTADD, with the parameters passed through processor registers. (6) Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8) b. Discuss handshaking scheme for controlling data transfers on the bus between the master and the slave. Explain the timing of an input data transfer using handshake scheme. (8) Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8) b. How the PCI bus is differ from SCSI bus? (8) Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8) b. Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping			Explain the difference.			
LISTADD, with the parameters passed through processor registers. (6 Q.4 a. Discuss DMA approach used to transfer large blocks of data at high speed. (8 b. Discuss handshaking scheme for controlling data transfers on the bus betwee the master and the slave. Explain the timing of an input data transfer using handshake scheme. (8 Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8 b. How the PCI bus is differ from SCSI bus? (8 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping		b.	-	eader (iii) Debugger	1	
 b. Discuss handshaking scheme for controlling data transfers on the bus betwee the master and the slave. Explain the timing of an input data transfer using handshake scheme. (8 Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. (8 b. How the PCI bus is differ from SCSI bus? (8 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (4×2 (i) Associative Mapping 		c.		-		
the master and the slave. Explain the timing of an input data transfer using handshake scheme. Q.5 a. Draw the block diagram of serial interface and discuss the connection processor to I/O devices using serial port. b. How the PCI bus is differ from SCSI bus? Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? b. Consider a cache consisting of 128 blocks of 16 words each, for a total or 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (4×2 (i) Associative Mapping	Q.4	a.	Discuss DMA approach used to transfe	er large blocks of data at high speed. (8))	
processor to I/O devices using serial port. b. How the PCI bus is differ from SCSI bus? (8 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? b. Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping		b.	the master and the slave. Explain the		he	
 Q.6 a. Consider a memory consisting of 2M words of 32 bits each. Show how this memory can be implemented using 512K × 8 static memory chips? (8 b. Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (4×2 (i) Associative Mapping 	Q.5	a.				
memory can be implemented using 512K × 8 static memory chips? (8) b. Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and main memory: (i) Associative Mapping		b.	How the PCI bus is differ from SCSI b	ous? (8))	
2048 (2K) words, and assume that the main memory is addressable by a 16-bit address. The main memory has 64K words, which we will view as 4K blocks of 16 words each. With the help of above given data explain the following mapping techniques with proper diagram of cache and mair memory: (i) Associative Mapping	Q.6	a.	· · · · · · · · · · · · · · · · · · ·			
		b.	2048 (2K) words, and assume that the bit address. The main memory has 6 blocks of 16 words each. With the following mapping techniques with memory: (i) Associative Mapping	e main memory is addressable by a 16-4K words, which we will view as 4K help of above given data explain the		

Code: DC57/DC107 Subject: COMPUTER ORGANIZATION

- Q.7 a. What do you mean by address translation? With the help of suitable figure, explain a virtual memory address-translation method based on the concept of fixed-length pages.
 (6)
 - b. With the help of suitable diagram, explain a circuit that can be used to perform either addition or subtraction of binary numbers. (6)
 - c. Draw the logic circuit of 4-bit carry-look-ahead adder. (4)
- Q.8 a. With the help of logic circuit arrangement for Binary Division explain Restoring Division algorithm of two unsigned numbers.
 (8)
 - b. Consider the following 12-bit floating-point number representation format that is manageable for working through numerical exercises. The first bit is the sign of the number. The next five bits represent an excess-15 exponent for the scale factor, which has an implied base of 2. The last six bits represent the fractional part of the mantissa, which has an implied 1 to the left of the binary point. (8) Perform Subtract and Multiply operations on the operands

A	0	10001	011011
В	1	01111	101010

Which represent the numbers

$$A = 1.011011 \times 2^2$$

And

$$B = -1.101010 \times 2^0$$

Q.9 a. Describe the following:

(8)

- (i) Hard-wired control
- (ii) Microprogrammed control
- b. With the help of figure, explain multiple-bus organization.