Code: AE53/AC53/AT53/AE103 Subject: ELECTRONIC DEVICES & CIRCUITS						
AMIETE – ET/CS/IT {Current & New Scheme}						
<i>IMMED</i> NOTE: • Ques the s • The s the o • Out ques	E WRITE YOUR ROL DIATELY AFTER REC There are 9 Questions ation 1 is compulsory a space provided for it in answer sheet for the Q commencement of the of the remaining El stion carries 16 marks.	CEIVING THE QUEST s in all. and carries 20 marks. A n the answer book supp 0.1 will be collected by t examination. IGHT Questions answ.	Max. Marks: 100 <i>CE PROVIDED ON EACH PAGE</i> <i>TON PAPER</i> . Answer to Q.1 must be written in plied and nowhere else. the invigilator after 45 minutes of wer any FIVE Questions. Each itably assumed and stated.			
Q.1 Choose the correct or the best alterna a. A loop that does not contain any othe (A) Node (C) Mesh b. In a Half – Wave rectifier with resis V_m is peak voltage across transformed (A) $\frac{V_m}{\pi}$ (C) $\frac{V_m}{\sqrt{2}}$ c. If Emitter - Base junction is reverses forward biased in a BJT, then the dev (A) Forward Active (C) Cut off d. The main advantage of CMOS circuit (A) High voltage gain (C) Large Current e. If the individual gains of a two stags the overall gain is equal to (Where A (A) A+B (C) A×B f. The maximum theoretical efficiency (A) 50% (C) 78.5% g. The type of feedback configuration output impedance increases is		contain any other loop i (B) Bra (D) Jun ctifier with resistive load across transformer secon (B) $\frac{V_i}{2}$ (D) $\frac{2}{}$ (D) $\frac{2}{}$ (D) $\frac{2}{}$ (D) Re of CMOS circuit is in (B) Lo (D) La ns of a two stage RC co qual to (Where A and B ac (B) A- (D) A/ retical efficiency of serie (B) 25 (D) 85 ck configuration in white across transformer second (B) 25 (D) 85 (C) 85 (in it is called anch anch action d, the output DC voltage is (Where adary) $\frac{m}{2}$ $\frac{V_m}{\pi}$ d and Collector – Base junction is aid to be in turation everse Active ow Power Consumption arge bandwidth oupled amplifier are A and B, then are in dB) B /B /B /S s fed class A amplifier is % % ch input impedance decreases and			
	g. The type of feedbac	ck configuration in whi acreases is (B) Vo				

ROLL NO. _____

			ROLL NO		
		Code: AE53/AC53/AT5 Subject: ELECTRONIC DEVIC			
	h.	The frequency of oscillation of Wien Bridg	ge Oscillator is given by		
		(A) $\frac{1}{2\pi RC}$ (B) 2	$2\pi RC$		
		$2\pi\sqrt{6RC}$	$2\pi\sqrt{6}RC$		
	i .	The epitaxial growth process is carried out (1) 10000° G			
			5000° <i>C</i> 100° <i>C</i>		
	i	In class A amplifier, the Q-point, on the loa			
	J.		Centre		
		(C) Above cut off point (D) B	Beyond cut off point		
Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.					
Q.2	a.	State and explain KCL & KVL.	(8)		
	b.	Derive the expression for the equiv R_1 , R_2 and R_3 are connected in series and			
Q.3	a.	Draw the circuit of Half-wave Rectifier diode.	explain its working assuming ideal (8)		
	b.	Explain the working of voltage multiplier	circuits. (8)		
Q.4	a.	Explain the operating modes of BJT with	suitable diagram. (8)		
	b.	Calculate the values of I_{BP} , I_C and V_{CE} for the circuit shown in Fig.1, if the transistor has $\beta = 100$. Assume $V_{BE} = 0.7V$.	3K = 10V $200K$ T $Fig.1 = (8)$		
Q.5	a.	Explain hybrid Π – model of BJT.	(8)		
	b.	Explain the circuit of Emitter-Coupled Pair with a neat diagram.			
Q.6	a.	1	Phase distortion (9)		
	b.	Explain the effect of Bypass Capacitor in a	a BJT amplifier circuit. (7)		

ROLL	NO.

Code: AE53/AC53/AT53/AE103 Subject: ELECTRONIC DEVICES & CIRCUITS

Q.7	a.	Explain the working of a series – fed class A amplifier and derive expression for its efficiency.	e the (10)
	b.	Explain how the push – pull signals are produced for class B operation.	(6)
Q.8	a.	Explain the effect of negative feedback on(i) Non linear distortion & noise(ii) Gain & Bandwidth	(8)
	b.	Draw the circuit of UJT Relaxation Oscillator and derive the expression f frequency of oscillation.	or its (8)
Q.9	a.	Write the advantages of IC technology.	(4)
	b.	Explain the Photolithography process in IC fabrication.	(6)
	c.	Explain the PNP transistor fabrication.	(6)