## **Diplete - ET (OLD SCHEME)**

**Subject: DIGITAL ELECTRONICS** Code: DE09 **Time: 3 Hours** Max. Marks: 100 **JUNE 2011** 

NOTE: There are 9 Questions in all.

- Ouestion 1 is compulsory and carries 20 marks. Answer to 0.1 must be written
- T

| • An | Choose the correct or the best alternative in the following:  |   |   |  |  |
|------|---|---|---|--|--|
|      | a.  | The parity of the binary number 11001110 $(2\times10)$  |   |  |  |
|      |   | <ul><li>(A) is even.</li><li>(C) is odd</li></ul>   | <ul><li>(B) is not known</li><li>(D) is same as the number of zeros</li></ul> |  |  |
|      | b. The most suitable gate for comparing two bits is   |   |   |  |  |
|      |   | (A) AND<br>(C) NAND   | ( <b>B</b> ) OR ( <b>D</b> ) EX-OR  |  |  |
|      | c.  | The digital logic family has the maximum logic swing is   |   |  |  |
|      |   | (A) I <sup>2</sup> L<br>(C) CMOS  | ( <b>B</b> ) ECL ( <b>D</b> ) TTL   |  |  |
|      | d.  | 16-line decoders required to make an 8-line-to-256-   | -   |  |  |
|      |   | (A) 16<br>(C) 32  | ( <b>B</b> ) 17 ( <b>D</b> ) 64   |  |  |
|      | e.  | nsisting of six FLIP-FLOPS will have  |   |  |  |
|      |   | <ul><li>(A) 6 states</li><li>(C) 64 states</li></ul>  | <ul><li>(B) 12 states</li><li>(D) 128 states</li></ul>                        |  |  |
|      | f.  | When representing in the following code the consecutive decimal numbers differ only in one bit is |   |  |  |
|      |   | <ul><li>(A) Excess-3</li><li>(C) BCD</li></ul>  | <ul><li>(B) Gray</li><li>(D) Hexadecimal</li></ul>                            |  |  |
|      | g.  | The speed of conversion is maximum in   |   |  |  |
|      | <ul> <li>(A) Successive-Approximation A/D converter</li> <li>(B) Parallel-Comparator A/D converter</li> <li>(C) Counter ramp A/D converter</li> <li>(D) Dual-slope A/D converter</li> </ul> |   |   |  |  |

|  |  | <ul><li>(A) not same for all digital inputs</li><li>(C) 2R for each input</li></ul>  | <ul><li>(B) R for each input</li><li>(D) 3R for each input</li></ul> |            |  |  |
|--|--|--|--|------------|--|--|
|  | i.   | It is desired to have a 64X8 memory. The memories available are of 16X4 size. The number of memories required will be                |  |            |  |  |
|  |  | (A) 8<br>(C) 4   | (B) 6<br>(D) 2   |            |  |  |
|  | j.   | The minimum number of bits required to represent negative numbers in the range of -1 to -9 using twos complement representation is   |  |            |  |  |
|  |  | (A) 2<br>(C) 4   | (B) 3<br>(D) 5   |            |  |  |
|  |  | Answer any FIVE Questions of Each question carri   |  |            |  |  |
| Q.2  | a.   | Solve the equation $23.6_{10} = X_2$ for $X_2$   |  | (6)        |  |  |
|  | b.   | Add -20 with +26 using 8 bit 2's   | complement arithmetic  | (6)        |  |  |
|  | c.   | Convert the Decimal number 430 to its Excess-3 equivalent  |  | <b>(4)</b> |  |  |
| Q.3  | a. Show that $XY + \overline{XZ} + X\overline{Y}Z$ ( $XY + Z$ ) = 1 using Boolean Algorithms |  |  |            |  |  |
|  | b.   | State and prove De-morgan's Theor  | rems.  | (8)        |  |  |
| Q.4  | a.   | a. What is a Tri-state Logic? Draw the logic diagram of Tri-state L Inverter and explain its operation with the help of truth table. |  |            |  |  |
| b. Draw the K-map for the following func<br>$F(A, B, C, D) = \sum_{i=0}^{\infty} m(1,3,5,8,9,11,15) + \frac{1}{2} m($ |  |  |  | (8)        |  |  |
| Q.5  | Q.5 a. What is full adder? Design the logic circuit for it using NAND ga                     |  | e circuit for it using NAND gates only.                              | (10)       |  |  |
|  | b.   | Implement the following function using a 4 to 1 multiplexer $F(A,B,C) = \sum m(1,3,5,6)$   |  | (6)        |  |  |
| Q.6  | a.   | What is an Encoder? Design a 10 line to 4 line Decimal to BCD encoder  |  | (8)        |  |  |
|  | b.   | Explain the operation of 4 bit digital comparator.   |  | (8)        |  |  |
| Q.7  | a.   | Design a Mod-5 Synchronous counter.  |  | (8)        |  |  |
| b. Give the circuit diagram of 4-bit SISO shift register and explusive working   |  |  |  |            |  |  |
| DE09   | / Jl   | JNE - 2011 2   | Diplete - ET (OLD SCHEA  | ۸E)        |  |  |

h. In an R-2R Ladder D/A converter, the input resistance is

- Q.8 a. Differentiate between Static RAMs and Dynamic RAMs. Draw the logic diagram of a Static RAM cell and explain its operation. (10)
  - b. Compare ROM, PROM, EPROM, UVEPROM, EEPROM. (6)
- Q.9 a. Explain the operation of Successive Approximation A/D Converter. List out its main Features. (8)
  - b. A 6 bit R-2R ladder D/A converter has a reference voltage of 6.5 V. It meets Standard linearity. Find
    - (i) The Resolution in Per cent
    - (ii) The Resolution in Volts
    - (iii) The Full Scale Voltage
    - (iv) The Output Voltage for the code 011100

(8)