## AMIETE - ET (OLD SCHEME)

Code: AE27 **Subject: DIGITAL HARDWARE DESIGN** Time: 3 Hours Max. Marks: 100 **JUNE 2011** 

NOTE: There are 9 Questions in all.

**Q.1** 

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- Th of
- Ou qu
- An

the commencement of the examination. It of the remaining EIGHT Questions answer any FIVE Questions. Each restion carries 16 marks.  The required data not explicitly given, may be suitably assumed and stated.								
Cł	noose the correct or the best altern	native in the following: $(2\times10)$						
a.	Horizontal and vertical formats are used in							
	<ul><li>(A) Register file</li><li>(C) Counters</li></ul>	<ul><li>(B) ALU</li><li>(D) Microprogram controller</li></ul>						
b.	b. Product of sums is a Boolean expression containing terms.							
	(A) OR (C) NOR	(B) AND (D) NAND						
c.	c. A system in which signals have values from a continuous set is							
	<ul><li>(A) Mixed</li><li>(C) Analog</li></ul>	<ul><li>(B) Digital</li><li>(D) All of above</li></ul>						
d.	When two or more binary state variables change value in response to change in an input variable is said to be condition and occurs in sequential circuit.							
	<ul><li>(A) Race, synchronous</li><li>(C) Critical, asynchronous</li></ul>	<ul><li>(B) Race, asynchronous</li><li>(D) Critical, synchronous</li></ul>						
e.	e. Process statement in VHDL implements the following model							
	<ul><li>(A) Data flow model</li><li>(C) Both (A) and (B)</li></ul>	<ul><li>(B) Structural model</li><li>(D) Behavioral model</li></ul>						
f. Programmable Array Logic (PAL) has AND array and OR array								
	<ul><li>(A) Programmable, fixed</li><li>(C) Programmable, programmable</li></ul>	(B) Fixed, Programmable (D) Fixed, fixed						
/ JU	INE - 2011 1	AMIETE - ET (OLD SCHEME)						

	g.	Storage modules and functional modules belong to				
		<ul><li>(A) Bus subsystem</li><li>(C) Both (A) and (B)</li></ul>	<ul><li>(B) Control subsystem</li><li>(D) Data Subsystem</li></ul>			
	h.	h. 4-to-16 decoder is designed using 2-to-4 decoders with				
		(A) 3 (C) 6	(B) 5 (D) 4			
	i.	The following implements the fun	ction of AND-OR-INVERT			
		<ul><li>(A) AND-NOR, NAND-XNOR</li><li>(C) AND-NOR, NAND-AND</li></ul>	(B) AND-NOR, NAND-NOR (D) AND-NOR, NAND-NAND			
	j. Basic operations of flip-flop are mentioned in the following table					
		<ul><li>(A) State table</li><li>(C) Excitation table</li></ul>	<ul><li>(B) Characteristic table</li><li>(D) Implication table</li></ul>			
		Answer any FIVE Questions Each question can				
Q.2	a.	Compare analog and digital signal	s.	(3)		
	b.	<ul> <li>Explain the following levels of implementation for a digital design:</li> <li>(i) Modular</li> <li>(ii) Logical</li> <li>(iii) Physical</li> </ul>				
	c.	Explain various computer aided design tools purposes.				
Q.3	a.	Convert the following expression into sum of products and product of sum $x' + x(x + y')(y + z')$				
	b.	<ul> <li>Simplify the following Boolean expressions, using three-variable Karnaug map. Simplify the following Boolean expressions, using three-variate Karnaugh's map.</li> <li>(i) xy+ x'y'z' + x'yz'</li> <li>(ii) A'B + BC' + B'C'</li> </ul>				
	c.	Explain how functional decompos an example.	ition is used in combinational circuits. Giv	ve (6)		
Q.4	a.	Implement four variable decompose $f(w, x, y, z) = \sum (1,3,6,10,13,15)$		(10)		

- b. Mention various components of the following:
  - (i) Data subsystem
  - (ii) Control subsystem
- Q.5 a. Explain binary encoder and binary decoder and give an example for illustration.
  - b. Design  $16 \times 1$  multiplexer using  $8 \times 1$  and  $2 \times 1$  multiplexer. (4)

**(6)** 

- c. Design 4-bit bi-directional shift register and explain its functionality. (6)
- Q.6 a. Compare and contrast the following modes used in VHDL: (6)
  - (i) Behavioral Model
  - (ii) Data Flow Model
  - (iii) Structural Model
  - b. Draw the 4×4 ROM MOS-implementation structure and explain different types of ROM modules? (10)
- Q.7 a. Explain synchronous and asynchronous sequential machine. Give an example for each. (5)
  - b. Reduce the number of states in the following state table and tabulate the reduced state table: (5)

Present	Next State		Output		
State	x = 0	x=1	x=0	x=1	
a	f	b	0	0	
b	d	c	0	0	
c	f	e	0	0	
d	g	a	1	0	
e	d	С	0	0	
f	f	b	1	1	
g	g	h	0	1	
h	g	a	1	0	

- c. For the bit pattern, 1100 design Mealy machine and Moore machine. (6)
- Q.8 a. Write a VHDL-program to implement full-adder using structural style-modelling. Draw the timing wave-form of its simulation results by considering any four cases.
  - b. Draw ASM chart of a serial adder and synthesize the logic circuit. (8)
- Q.9 a. An asynchronous sequential circuit is described by the excitation and output functions: (8)

$$m = x_1 x_2' + (x_1 + x_2') y$$
  
 $z = y$ 

Answer the following:

- (i) Draw the logic diagram of the circuit
- (ii) Derive transition table and output map
- (iii) Obtain two-state flow table
- (iv) Describe in words the behavior of the circuit.
- b. Explain the operation of microinstruction sequencing. Explain various cycles in microinstruction. (4)
- c. Explain state assignment technique. (4)