ROLL NO	
---------	--

## Code: AC58/AT58/AC106/AT106 Subject: COMPUTER ORGANIZATION

## **AMIETE - CS/IT (Current & New Scheme)**

Time: 3 Hours	December - 2017	Max. Marks: 100
---------------	-----------------	-----------------

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.

qu	esti	f the remaining EIGHT Question on carries 16 marks. equired data not explicitly given, ma	y be suitably assumed and stated.	
Q.1				
	ш.	<ul><li>(A) current state</li><li>(C) previous state</li></ul>	(B) next state (D) Both (A) & (B)	
	b.	o. The registers, the ALU, and the interconnecting bus are collectively referred to as the		
		<ul><li>(A) Datapath</li><li>(C) Connecting path</li></ul>	<ul><li>(B) Subpath</li><li>(D) None of these</li></ul>	
	c.	Von Neumann architecture is (A) SIMD (C) MIMD	(B) SISD (D) MISD	
	d.	In immediate addressing the operand (A) in the CPU register (C) in memory	is placed (B) in stack (D) after OP code in the instruction	
	e.	MFC stands for (A) Memory Format Caches (C) Memory Function Complete	<ul><li>(B) Memory Find Command</li><li>(D) Mass Format Command</li></ul>	
	f.	A 16-bit computer that generates 16-bit addresses is capable of addressing upto memory locations.		
		(A) 64K (C) 1028K	( <b>B</b> ) 16K ( <b>D</b> ) 16M	
	g.	A k-bit field can specify any one of (A) 3k registers (C) K2 registers	<ul><li>(B) K3 registers</li><li>(D) 2k registers</li></ul>	
	h.	Pipelining strategy is called, implem (A) instruction execution (C) instruction decoding	ent (B) instruction prefetch (D) instruction manipulation	
	i.	Memories that consist of circuits power is applied are known as  (A) static memory	capable of retaining their state as long as  (B) power memory	
		(C) dynamic memory	( <b>D</b> ) circuit memory	

ROLL NO.	

## Code: AC58/AT58/AC106/AT106 Subject: COMPUTER ORGANIZATION

	j.	Interrupts which are initiated by an Instruction are			
		(A) internal (B) exter (C) hardware (D) softw			
		Answer any FIVE Questions out of E			
		Each question carries 16 n			
<b>Q.2</b>	a.	. Name & briefly describe the different generation	ons of computer system. (8)		
	b.	<ul> <li>Consider the following instruction:</li> <li>C ← [A] + [B]</li> <li>Explain the two-phase execution procedure of</li> </ul>	the statement? (8)		
Q.3	a.	Explain with examples the difference between			
	b.	symbol $W$ . The address field of the instruction (stored at $W+1$ ) is designated by the symbol $Y$ . The operand used during the execution of the instruction is stored at an address symbolized by $Z$ . An index register contains the value $X$ . State how $Z$ is calculated from the other addresses if the addressing mode of the instruction is:  (i) Direct  (ii) Indirect			
		(iii) Relative (iv) Index	,		
Q.4	a.	<ul> <li>List out the sequence of operations invo- request from a single device.</li> </ul>	olved in handling an interrup (8)	t	
	b.	. What do you mean by Bus Arbitration? Discus Centralized and Distributed.	s two approaches to bus arbitrati (8)	on:	
Q.5	a.	What are the needs for input-output interface 8-bit parallel interface in detail.	? Explain the functions of a type (8)	ical	
	b.	. With a block diagram, explain how a keyboard	With a block diagram, explain how a keyboard is connected to a processor? (8)		
Q.6	a.	. Consider a memory consisting of 64K words of to implement this memory using 16K X 1 static	<del>_</del>	ion	
	b.	<ul><li>Explain the following mapping procedure:</li><li>(i) Direct mapping</li><li>(ii) Associate</li></ul>	ciative mapping (4+4)		
Q.7	a.	. Design a half adder as a 2 level AND OR c using 2 half adder.	ircuit. Implement full adder circ (8)	cuit	
	b.	. Explain with the help of a diagram, virtual men	mory organization. (8)		
<b>Q.8</b>	a.	. Explain two techniques for speeding up the mu	altiplication operation. (8)		
	b.	. Explain the floating point Addition – subtraction	on unit with neat diagram. (8)		
Q.9	a.	. Explain the variety of techniques available for based on the format of the address information	1 0	ons	
	b.	. With the help of figure, explain multiple-bus o	rganization. (8)		