Code: DE58/DC58

ROLL NO. \_\_\_\_

Subject: LOGIC DESIGN

## **Diplete – Et/cs**

Time: 3 Hours

DECEMBER 2012

Max. Marks: 100

 $(2 \times 10)$ 

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

#### NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

#### Q.1 Choose the correct or the best alternative in the following:

a. The binary equivalent of (19.75)<sub>10</sub> is \_\_\_\_\_

( <b>A</b> ) 00011001.111101	<b>(B)</b> 10011.110
( <b>C</b> ) 11001.11101	<b>(D)</b> 001110.110

b. The octal equivalent of decimal number 105 is \_\_\_\_\_

( <b>A</b> ) 151	<b>(B)</b> 410
(C) 1101001	<b>(D)</b> 0010001001

c. The decimal equivalent of (101101)<sub>2</sub> is \_\_\_\_\_

(A) 55	<b>(B)</b> 71
( <b>C</b> ) 27	<b>(D)</b> 45

d. Which gate is used if an event will be successful if all the input conditions are satisfied \_\_\_\_\_\_

(A) OR	(B) AND
(C) NOT	(D) EX OR

e. A Flip Flop with four NAND gates can store \_\_\_\_\_

(A) four bit of data	( <b>B</b> ) two bit of data
(C) one bit of data	( <b>D</b> ) De-multiplexer

f. A 8 bit data from a microprocessor can be transferred on a single wire using

(A) ripple counter(C) serial adder

(B) shift register(D) counter

	ROLL NO
Code: DE58/DC58	Subject: LOGIC DESIGN
g. A Schmitt trigger gate helps in	
<ul><li>(A) removing area of uncertainty</li><li>(C) trigger counters</li></ul>	<ul><li>(B) wave shaping</li><li>(D) storing 1 bit of data</li></ul>
h. RAM is generally a	
<ul><li>(A) permanent memory</li><li>(C) non volatile memory</li></ul>	<ul><li>(B) volatile memory</li><li>(D) magnetic memory</li></ul>
i. The address lines in a 64 K, 16 bit 1	memory are
(A) 8 (C) 32	( <b>B</b> ) 12 ( <b>D</b> ) 64
j. A diode encoder is equivalent to a _	
<ul><li>(A) RAM</li><li>(C) GATE</li></ul>	<ul><li>(B) ROM</li><li>(D) Multiplexer</li></ul>

### Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

Q.2	a.	With the help of functional diagram explain all the units of a digital comput	er. (6)
	b.	What is the need of error detecting codes? Explain briefly how errors can detected with the help of example.	n be (6)
	c.	Convert $(234)_{10}$ into Hex code.	(4)
Q.3	a.	Design a system using Universal Gates that can be used to control a lift. The lift door should open only at $2^{nd}$ , $3^{rd}$ , $5^{th}$ and $7^{th}$ floors.	ne (8)
	b.	Simplify the following expressions using K-map: (i) $F = \sum m(1,5,8,12) + d(6,10,14)$ and (ii) $F = AB'C'D' + AB'CD + ABCD + ABCD' + A'B'CD'$	(8)
Q.4	a.	Define the following referred to Flip-Flops: (i) State on Power up (ii) Setup and Hold times (iii) Clocked input	(6)

ROLL NO.

# Code: DE58/DC58 Subject: LOGIC DESIGN b. What is meant by propagation delay? How does it effect an asynchronous data transfer system performance? Give an example. (4) c. Construct the following from Using JK Flip-Flop: (i) T Flip Flop (ii) Master Slave Flip Flop (iii) Single bit Latch (6) a. What are Signed and Unsigned numbers, how are these represented in binary system? (4) Verify your design by adding A=1, B=0 and $C_{in} = 1$ design works satisfactorily.

- b. Implement a Full Adder using two Half Adders composed of basic gates. (4)
- c. Design a 4bit Adder that can also perform as a subtractor, show that your (8)
- 0.6 a. A 4 bit ripple counter is operated at a clock of 10 MHz, if the propagation delay of each Flip Flop is 20 nsec, evaluate whether the counter will respond or not. What is the output frequency. If this were to be a synchronous counter with two gates of delay 10 nsec each, what will be the maximum operating frequency. (8)
  - b. Design a mod 12 Synchronous Counter and draw the timing diagram to verify your result. (8)
- a. Distinguish between a decoder and an encoder; give one example of each of 0.7 these. (4)

b. Realize the following using  $4 \times 1$  multiplexers. (6)  $Y_1 = AS_1S_2 + B'S'_1S_2 + CS_1S'_2$  $Y_2 = A'S'_1S_2 + B'S'_1S'_2$ 

- c. What is the concept of a Magnitude Comparator, give a typical example of such comparator. (6)
- a. What is the role of memory during the CPU operation? **Q.8** (4)
  - b. What is Flash memory, how is it different from SRAM? (6)
  - c. Draw the architecture of a RAM and explain how data is written and read from the various memory locations. (6)
- Q.9 Write short notes on:  $(2\times 8)$ 
  - (i) Shift register counter.
  - (ii) Decoding a counter.

Q.5