ROLL NO.
----------

## Code: DE60/DC68/DE111/DC111 Subject: MICROPROCESSORS & MICROCONTROLLERS

## Diplete - ET/CS (Current & New Scheme)

**DECEMBER 2015** Time: 3 Hours Max. Marks: 100

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE OUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- carries 16 marks.
- Out of the remaining EIGHT Questions, answer any FIVE Questions. Each question Any required data not explicitly given, may be suitably assumed and stated. 0.1 Choose the correct or the best alternative in the following:  $(2 \times 10)$ a. When the control unit (CU) of 8085 sends a logic 0 on RD\* pin it indicates that it reads information from \_\_\_\_\_. (**A**) AD7-AD0 **(B)** A15-A8 (C) AD15-AD0 (D) None of these b. In ADI D8 instruction, ADI stands for (A) Add Immediate to accumulator (B) Add Instruction to accumulator **(C)** Address to accumulator (D) Add to accumulator c. RIM is used to check whether. (A) The write operation is done (B) The interrupt is masked or not (C) The read operation is done or not (**D**) Both (**A**) & (**B**) d. In 8085, example of non maskable interrupt (A) TRAP (B) RST (C) INTR **(D)** RST 5.5 e. When DMA transfer is performed, Processor goes to \_\_\_\_\_ state and gives up control of \_\_\_ BUS. (A) HOLD, system (B) Active, address bus (C) Slave, Data bus (D) Master, system bus f. CMP M instruction of 8085 means (A) Complement the memory data **(B)** Complement the carry flag (C) Compare memory with accumulator **(D)** Compare if minus g. Which data transfer scheme is fastest among the following (A) Programmed I/O (B) DMA (C) Serial I/O (D) None of these

ROLL NO.
----------

## Code: DE60/DC68/DE111/DC111 Subject: MICROPROCESSORS & MICROCONTROLLERS

h. Which interrupt has the lowest priority among the following interrupts.

		(A) TRAP (C) RST 6.5	( <b>B</b> ) RST 7.5 ( <b>D</b> ) INTR	
	i.	XTHL instruction exchange contents of which register (A) BC (C) DE	ges the contents of top two locations of stack with the pair.  (B) HL  (D) AF	
	j.	When CALL instruction is (A) Memory (C) Top of stack	s executed the return address is stored on  (B) Accumulator  (D) None of these	
		•	E Questions out of EIGHT Questions. question carries 16 marks.	
Q.2	a.	Briefly describe program	mer's view of 8085 and need for accumulator.	(4)
	b.	Explain the following set (i) LDA a16 (ii) MOV r, M (iii) MVI M, d8 (iv) XCHG (v) LHLD a16 (vi) STAX r <sub>p</sub>	of instructions with the help of one example of each.	(12)
Q.3	a.	Differentiate between u various conditional call in	nconditional and conditional branch instructions, matructions.	nention (4)
	b.	With a neat block diagram	m, explain the architecture of 8085.	(12)
<ul> <li>Q.4 a. Write an 8085 assembly language program and flow chart to s in an array of bytes using linear search algorithm. Location X c array and location X + 1 contains the element to be searched array are stored from location Y onwards. The program should field, the search element and the position when it was found. It not found, the position should be indicated as 00.</li> </ul>		g linear search algorithm. Location X contains the size 1 contains the element to be searched. The elements ation Y onwards. The program should display in the a and the position when it was found. If the search elements	of the of the address	
	b.		language program and flowchart to exchange 10 byte of the ith 10 byte of data stored from location Y.	of data (8)
Q.5	a.	Mention different data tra any one scheme in detail.	ansfer schemes to communicate with a I/O device and o	explain (12)
	b.	Write the action taken by	8085 when INTR pin is activated.	<b>(4)</b>
Q.6	a.	_	et control word of 8255. Write the required Port C bit each of the following cases-	(12)
		(i) To reset to 0 bit 5 of 1 (ii) To set to 1 bit 3 of Po		
	b.	Write the functional pin of	diagram of Intel 8279	(4)

ROLL NO.	

## Code: DE60/DC68/DE111/DC111 Subject: MICROPROCESSORS & MICROCONTROLLERS

<b>Q.7</b>	a. Explain all the registers used in 8259			
	b.	What is DMA? Explain the need for DMA data transfer.	<b>(4)</b>	
	c.	Mention the conditions for the following modes w.r.t.8257		
		(i) When processor is the master & 8257 is slave.		
		(ii) When processor is in HOLD stack & 8257 is in master mode	<b>(4)</b>	
Q.8	a.	Explain the internal architecture of 8253.	(8)	
	b.	Discuss the following w.r.t. 8251		
		(i) Asynchronous Transmission		
		(ii) Synchronous Transmission	(8)	
Q.9	a.	Mention the salient features and functional pin diagram of INTEL 8051.	(8)	
	b.	Explain the following instruction of 8051	(8)	
		(i) MOVXA, @ DPTR		
		(ii) CLR C		
		(iii) DIV A B (iv) XCHD A, @ R1		
		(IV) ACID A, C IVI		