

Time: 3 Hours

DECEMBER 2015

Max. Marks: 100

**PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.**

NOTE:

- Question 1 is compulsory and carries 28 marks. Answer any FOUR questions from the rest. Marks are indicated against each question.
- Parts of a question should be answered at the same place.

- Q.1**
- Why MOS technology has become dominant technology in IC industry?
  - What is the use of SiO<sub>2</sub> layer in MOSFET devices?
  - Draw the graph of V<sub>GS</sub> and I<sub>DS</sub>, for a fixed V<sub>DS</sub> of p-channel & n-channel depletion transistors.
  - List the all second order effects of MOSFET.
  - With the help of example, explain Mealy and Moore machine.
  - List all the Sources of Power Dissipation in MOS devices.
  - List the electrical faults in turn can be translated into logical faults (7x4)
- Q.2**
- Explain the enhancement mode MOS transistor action. (4)
  - Explain with neat sketch, Bridgman Technique of crystal growth. (8)
  - Calculate the threshold voltage V<sub>TO</sub> at V<sub>SB</sub> = 0 for a polysilicon gate n-channel MOS transistor, with the following parameters: substrate doping N<sub>A</sub> = 10<sup>16</sup>cm<sup>-3</sup>, polysilicon gate doping density N<sub>D</sub> = 2×10<sup>20</sup>cm<sup>-3</sup>, gate oxide thickness t<sub>ox</sub> = 500 Å and oxide interface fixed charge density N<sub>OX</sub> = 4× 10<sup>10</sup>cm<sup>-2</sup>. (6)
- Q.3**
- Draw and explain Schematic, Stick Diagram and Layout of n-MOS depletion load inverter. (10)
  - Explain the wafer shaping techniques used after crystal growth. (8)
- Q.4**
- Define port mode of the interface and describe all Port modes of an Entity. (6)
  - What is a Process? Explain the process block execution of statements. (8)
  - Write a behavioural modelling of one-bit comparator. (4)
- Q.5**
- Discuss the Limitations of Scaling in VLSI Designs. (8)
  - Explain Structured Design Approach – Regularity with example. (10)
- Q.6**
- Write the circuit of one transistor dynamic RAM cell and explain briefly read and write functions. (10)
  - Explain the optimization of CMOS Inverters. (8)
- Q.7**
- Explain different aspects of CAD Design Tools. (8)
  - Explain Advantages & Disadvantages of implementing BIST include. (10)